rigless 0.0.5

Virtual hardware-in-the-loop runtime: run unmodified firmware on an emulated MCU with every peripheral, chip model, and unit of virtual time in Rust; a fork of QEMU is built in and executes the instructions
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244

// rigless svd from STM32F427.svd, sha256 5eb6bfd30833147f0cb93b74235b602f835fddd78d3795f67a5873804e80d414. Do not edit.
//! Registers of `USART6` and the instances derived from it.

use rigless::soc::{Access, FieldSpec, Layout, ReadAction, RegisterSpec, Width, WriteModify};

/// The registers by name; a variant's index is its row in [`REGISTERS`].
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum Register {
    /// `SR` at offset `0x0`, resets to `0x00C0_0000`, read-write.
    Sr = 0,
    /// `DR` at offset `0x4`, resets to `0x0000_0000`, read-write.
    Dr = 1,
    /// `BRR` at offset `0x8`, resets to `0x0000_0000`, read-write.
    Brr = 2,
    /// `CR1` at offset `0xC`, resets to `0x0000_0000`, read-write.
    Cr1 = 3,
    /// `CR2` at offset `0x10`, resets to `0x0000_0000`, read-write.
    Cr2 = 4,
    /// `CR3` at offset `0x14`, resets to `0x0000_0000`, read-write.
    Cr3 = 5,
    /// `GTPR` at offset `0x18`, resets to `0x0000_0000`, read-write.
    Gtpr = 6,
}

impl Register {
    /// Every register, in table order.
    pub const ALL: [Self; 7] = [Self::Sr, Self::Dr, Self::Brr, Self::Cr1, Self::Cr2, Self::Cr3, Self::Gtpr];
}

impl Layout for Register {
    const REGISTERS: &'static [RegisterSpec] = &REGISTERS;
    fn from_index(index: usize) -> Option<Self> {
        Self::ALL.get(index).copied()
    }
    fn index(self) -> usize {
        self as usize
    }
}

/// The fields of `SR`.
pub mod sr {
    use super::FieldSpec;
    /// `PE`, bit 0, read-only.
    pub const PE: &FieldSpec = &super::REGISTERS[0].fields[0];
    /// `FE`, bit 1, read-only.
    pub const FE: &FieldSpec = &super::REGISTERS[0].fields[1];
    /// `NF`, bit 2, read-only.
    pub const NF: &FieldSpec = &super::REGISTERS[0].fields[2];
    /// `ORE`, bit 3, read-only.
    pub const ORE: &FieldSpec = &super::REGISTERS[0].fields[3];
    /// `IDLE`, bit 4, read-only.
    pub const IDLE: &FieldSpec = &super::REGISTERS[0].fields[4];
    /// `RXNE`, bit 5.
    pub const RXNE: &FieldSpec = &super::REGISTERS[0].fields[5];
    /// `TC`, bit 6.
    pub const TC: &FieldSpec = &super::REGISTERS[0].fields[6];
    /// `TXE`, bit 7, read-only.
    pub const TXE: &FieldSpec = &super::REGISTERS[0].fields[7];
    /// `LBD`, bit 8.
    pub const LBD: &FieldSpec = &super::REGISTERS[0].fields[8];
    /// `CTS`, bit 9.
    pub const CTS: &FieldSpec = &super::REGISTERS[0].fields[9];
}

/// The fields of `DR`.
pub mod dr {
    use super::FieldSpec;
    /// `DR`, bits 0..=8.
    pub const DR: &FieldSpec = &super::REGISTERS[1].fields[0];
}

/// The fields of `BRR`.
pub mod brr {
    use super::FieldSpec;
    /// `DIV_Fraction`, bits 0..=3.
    pub const DIV_FRACTION: &FieldSpec = &super::REGISTERS[2].fields[0];
    /// `DIV_Mantissa`, bits 4..=15.
    pub const DIV_MANTISSA: &FieldSpec = &super::REGISTERS[2].fields[1];
}

/// The fields of `CR1`.
pub mod cr1 {
    use super::FieldSpec;
    /// `SBK`, bit 0.
    pub const SBK: &FieldSpec = &super::REGISTERS[3].fields[0];
    /// `RWU`, bit 1.
    pub const RWU: &FieldSpec = &super::REGISTERS[3].fields[1];
    /// `RE`, bit 2.
    pub const RE: &FieldSpec = &super::REGISTERS[3].fields[2];
    /// `TE`, bit 3.
    pub const TE: &FieldSpec = &super::REGISTERS[3].fields[3];
    /// `IDLEIE`, bit 4.
    pub const IDLEIE: &FieldSpec = &super::REGISTERS[3].fields[4];
    /// `RXNEIE`, bit 5.
    pub const RXNEIE: &FieldSpec = &super::REGISTERS[3].fields[5];
    /// `TCIE`, bit 6.
    pub const TCIE: &FieldSpec = &super::REGISTERS[3].fields[6];
    /// `TXEIE`, bit 7.
    pub const TXEIE: &FieldSpec = &super::REGISTERS[3].fields[7];
    /// `PEIE`, bit 8.
    pub const PEIE: &FieldSpec = &super::REGISTERS[3].fields[8];
    /// `PS`, bit 9.
    pub const PS: &FieldSpec = &super::REGISTERS[3].fields[9];
    /// `PCE`, bit 10.
    pub const PCE: &FieldSpec = &super::REGISTERS[3].fields[10];
    /// `WAKE`, bit 11.
    pub const WAKE: &FieldSpec = &super::REGISTERS[3].fields[11];
    /// `M`, bit 12.
    pub const M: &FieldSpec = &super::REGISTERS[3].fields[12];
    /// `UE`, bit 13.
    pub const UE: &FieldSpec = &super::REGISTERS[3].fields[13];
    /// `OVER8`, bit 15.
    pub const OVER8: &FieldSpec = &super::REGISTERS[3].fields[14];
}

/// The fields of `CR2`.
pub mod cr2 {
    use super::FieldSpec;
    /// `ADD`, bits 0..=3.
    pub const ADD: &FieldSpec = &super::REGISTERS[4].fields[0];
    /// `LBDL`, bit 5.
    pub const LBDL: &FieldSpec = &super::REGISTERS[4].fields[1];
    /// `LBDIE`, bit 6.
    pub const LBDIE: &FieldSpec = &super::REGISTERS[4].fields[2];
    /// `LBCL`, bit 8.
    pub const LBCL: &FieldSpec = &super::REGISTERS[4].fields[3];
    /// `CPHA`, bit 9.
    pub const CPHA: &FieldSpec = &super::REGISTERS[4].fields[4];
    /// `CPOL`, bit 10.
    pub const CPOL: &FieldSpec = &super::REGISTERS[4].fields[5];
    /// `CLKEN`, bit 11.
    pub const CLKEN: &FieldSpec = &super::REGISTERS[4].fields[6];
    /// `STOP`, bits 12..=13.
    pub const STOP: &FieldSpec = &super::REGISTERS[4].fields[7];
    /// `LINEN`, bit 14.
    pub const LINEN: &FieldSpec = &super::REGISTERS[4].fields[8];
}

/// The fields of `CR3`.
pub mod cr3 {
    use super::FieldSpec;
    /// `EIE`, bit 0.
    pub const EIE: &FieldSpec = &super::REGISTERS[5].fields[0];
    /// `IREN`, bit 1.
    pub const IREN: &FieldSpec = &super::REGISTERS[5].fields[1];
    /// `IRLP`, bit 2.
    pub const IRLP: &FieldSpec = &super::REGISTERS[5].fields[2];
    /// `HDSEL`, bit 3.
    pub const HDSEL: &FieldSpec = &super::REGISTERS[5].fields[3];
    /// `NACK`, bit 4.
    pub const NACK: &FieldSpec = &super::REGISTERS[5].fields[4];
    /// `SCEN`, bit 5.
    pub const SCEN: &FieldSpec = &super::REGISTERS[5].fields[5];
    /// `DMAR`, bit 6.
    pub const DMAR: &FieldSpec = &super::REGISTERS[5].fields[6];
    /// `DMAT`, bit 7.
    pub const DMAT: &FieldSpec = &super::REGISTERS[5].fields[7];
    /// `RTSE`, bit 8.
    pub const RTSE: &FieldSpec = &super::REGISTERS[5].fields[8];
    /// `CTSE`, bit 9.
    pub const CTSE: &FieldSpec = &super::REGISTERS[5].fields[9];
    /// `CTSIE`, bit 10.
    pub const CTSIE: &FieldSpec = &super::REGISTERS[5].fields[10];
    /// `ONEBIT`, bit 11.
    pub const ONEBIT: &FieldSpec = &super::REGISTERS[5].fields[11];
}

/// The fields of `GTPR`.
pub mod gtpr {
    use super::FieldSpec;
    /// `PSC`, bits 0..=7.
    pub const PSC: &FieldSpec = &super::REGISTERS[6].fields[0];
    /// `GT`, bits 8..=15.
    pub const GT: &FieldSpec = &super::REGISTERS[6].fields[1];
}

/// The register table.
pub static REGISTERS: [RegisterSpec; 7] = [
    RegisterSpec { name: "SR", offset: 0x0, width: Width::W32, reset: 0x00C0_0000, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None, fields: &[
        FieldSpec { name: "PE", bit: 0, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "FE", bit: 1, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "NF", bit: 2, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "ORE", bit: 3, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "IDLE", bit: 4, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "RXNE", bit: 5, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "TC", bit: 6, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "TXE", bit: 7, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "LBD", bit: 8, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "CTS", bit: 9, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
    ] },
    RegisterSpec { name: "DR", offset: 0x4, width: Width::W32, reset: 0x0000_0000, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None, fields: &[
        FieldSpec { name: "DR", bit: 0, width: 9, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
    ] },
    RegisterSpec { name: "BRR", offset: 0x8, width: Width::W32, reset: 0x0000_0000, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None, fields: &[
        FieldSpec { name: "DIV_Fraction", bit: 0, width: 4, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "DIV_Mantissa", bit: 4, width: 12, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
    ] },
    RegisterSpec { name: "CR1", offset: 0xC, width: Width::W32, reset: 0x0000_0000, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None, fields: &[
        FieldSpec { name: "SBK", bit: 0, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "RWU", bit: 1, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "RE", bit: 2, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "TE", bit: 3, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "IDLEIE", bit: 4, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "RXNEIE", bit: 5, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "TCIE", bit: 6, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "TXEIE", bit: 7, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "PEIE", bit: 8, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "PS", bit: 9, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "PCE", bit: 10, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "WAKE", bit: 11, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "M", bit: 12, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "UE", bit: 13, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "OVER8", bit: 15, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
    ] },
    RegisterSpec { name: "CR2", offset: 0x10, width: Width::W32, reset: 0x0000_0000, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None, fields: &[
        FieldSpec { name: "ADD", bit: 0, width: 4, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "LBDL", bit: 5, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "LBDIE", bit: 6, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "LBCL", bit: 8, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "CPHA", bit: 9, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "CPOL", bit: 10, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "CLKEN", bit: 11, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "STOP", bit: 12, width: 2, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "LINEN", bit: 14, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
    ] },
    RegisterSpec { name: "CR3", offset: 0x14, width: Width::W32, reset: 0x0000_0000, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None, fields: &[
        FieldSpec { name: "EIE", bit: 0, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "IREN", bit: 1, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "IRLP", bit: 2, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "HDSEL", bit: 3, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "NACK", bit: 4, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "SCEN", bit: 5, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "DMAR", bit: 6, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "DMAT", bit: 7, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "RTSE", bit: 8, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "CTSE", bit: 9, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "CTSIE", bit: 10, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "ONEBIT", bit: 11, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
    ] },
    RegisterSpec { name: "GTPR", offset: 0x18, width: Width::W32, reset: 0x0000_0000, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None, fields: &[
        FieldSpec { name: "PSC", bit: 0, width: 8, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "GT", bit: 8, width: 8, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
    ] },
];