rk3399-pac 0.1.4

Peripheral Access Crate (PAC) for the RK3399 SoC from Rockchip
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55

#[doc = "Register `DENALI_PHY_784` reader"]
pub type R = crate::R<DenaliPhy784Spec>;
#[doc = "Register `DENALI_PHY_784` writer"]
pub type W = crate::W<DenaliPhy784Spec>;
#[doc = "Field `PHY_ADR_CALVL_SWIZZLE1_1_2` reader - CA training RD DQ bit swizzle map 1 for device 1 in address slice 2."]
pub type PhyAdrCalvlSwizzle1_1_2R = crate::FieldReader<u32>;
#[doc = "Field `PHY_ADR_CALVL_SWIZZLE1_1_2` writer - CA training RD DQ bit swizzle map 1 for device 1 in address slice 2."]
pub type PhyAdrCalvlSwizzle1_1_2W<'a, REG> = crate::FieldWriter<'a, REG, 24, u32>;
#[doc = "Field `PHY_ADR_CALVL_DEVICE_MAP_2` reader - Defines the CA training device map for address slice 2."]
pub type PhyAdrCalvlDeviceMap2R = crate::FieldReader;
#[doc = "Field `PHY_ADR_CALVL_DEVICE_MAP_2` writer - Defines the CA training device map for address slice 2."]
pub type PhyAdrCalvlDeviceMap2W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
impl R {
    #[doc = "Bits 0:23 - CA training RD DQ bit swizzle map 1 for device 1 in address slice 2."]
    #[inline(always)]
    pub fn phy_adr_calvl_swizzle1_1_2(&self) -> PhyAdrCalvlSwizzle1_1_2R {
        PhyAdrCalvlSwizzle1_1_2R::new(self.bits & 0x00ff_ffff)
    }
    #[doc = "Bits 24:27 - Defines the CA training device map for address slice 2."]
    #[inline(always)]
    pub fn phy_adr_calvl_device_map_2(&self) -> PhyAdrCalvlDeviceMap2R {
        PhyAdrCalvlDeviceMap2R::new(((self.bits >> 24) & 0x0f) as u8)
    }
}
impl W {
    #[doc = "Bits 0:23 - CA training RD DQ bit swizzle map 1 for device 1 in address slice 2."]
    #[inline(always)]
    #[must_use]
    pub fn phy_adr_calvl_swizzle1_1_2(&mut self) -> PhyAdrCalvlSwizzle1_1_2W<DenaliPhy784Spec> {
        PhyAdrCalvlSwizzle1_1_2W::new(self, 0)
    }
    #[doc = "Bits 24:27 - Defines the CA training device map for address slice 2."]
    #[inline(always)]
    #[must_use]
    pub fn phy_adr_calvl_device_map_2(&mut self) -> PhyAdrCalvlDeviceMap2W<DenaliPhy784Spec> {
        PhyAdrCalvlDeviceMap2W::new(self, 24)
    }
}
#[doc = "\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`denali_phy_784::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`denali_phy_784::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct DenaliPhy784Spec;
impl crate::RegisterSpec for DenaliPhy784Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`denali_phy_784::R`](R) reader structure"]
impl crate::Readable for DenaliPhy784Spec {}
#[doc = "`write(|w| ..)` method takes [`denali_phy_784::W`](W) writer structure"]
impl crate::Writable for DenaliPhy784Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets DENALI_PHY_784 to value 0"]
impl crate::Resettable for DenaliPhy784Spec {
    const RESET_VALUE: u32 = 0;
}