rk3399-pac 0.1.4

Peripheral Access Crate (PAC) for the RK3399 SoC from Rockchip
Documentation
#[doc = "Register `DDR_PI_REG_163` reader"]
pub type R = crate::R<DdrPiReg163Spec>;
#[doc = "Register `DDR_PI_REG_163` writer"]
pub type W = crate::W<DdrPiReg163Spec>;
#[doc = "Field `PI_TRAS_MAX_F1` reader - Indicates DRAM TRAS_MAX value in cycles. The suffix '_f1' of\n\nparameter name will be omitted when non DFS mode."]
pub type PiTrasMaxF1R = crate::FieldReader<u32>;
#[doc = "Field `PI_TRAS_MAX_F1` writer - Indicates DRAM TRAS_MAX value in cycles. The suffix '_f1' of\n\nparameter name will be omitted when non DFS mode."]
pub type PiTrasMaxF1W<'a, REG> = crate::FieldWriter<'a, REG, 17, u32>;
#[doc = "Field `PI_TRAS_MIN_F1` reader - Indicates DRAM TRAS_MIN value in cycles. The suffix '_f1' of the\n\nparameter name is omitted when in non-DFS mode."]
pub type PiTrasMinF1R = crate::FieldReader;
#[doc = "Field `PI_TRAS_MIN_F1` writer - Indicates DRAM TRAS_MIN value in cycles. The suffix '_f1' of the\n\nparameter name is omitted when in non-DFS mode."]
pub type PiTrasMinF1W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
impl R {
    #[doc = "Bits 0:16 - Indicates DRAM TRAS_MAX value in cycles. The suffix '_f1' of\n\nparameter name will be omitted when non DFS mode."]
    #[inline(always)]
    pub fn pi_tras_max_f1(&self) -> PiTrasMaxF1R {
        PiTrasMaxF1R::new(self.bits & 0x0001_ffff)
    }
    #[doc = "Bits 24:31 - Indicates DRAM TRAS_MIN value in cycles. The suffix '_f1' of the\n\nparameter name is omitted when in non-DFS mode."]
    #[inline(always)]
    pub fn pi_tras_min_f1(&self) -> PiTrasMinF1R {
        PiTrasMinF1R::new(((self.bits >> 24) & 0xff) as u8)
    }
}
impl W {
    #[doc = "Bits 0:16 - Indicates DRAM TRAS_MAX value in cycles. The suffix '_f1' of\n\nparameter name will be omitted when non DFS mode."]
    #[inline(always)]
    #[must_use]
    pub fn pi_tras_max_f1(&mut self) -> PiTrasMaxF1W<DdrPiReg163Spec> {
        PiTrasMaxF1W::new(self, 0)
    }
    #[doc = "Bits 24:31 - Indicates DRAM TRAS_MIN value in cycles. The suffix '_f1' of the\n\nparameter name is omitted when in non-DFS mode."]
    #[inline(always)]
    #[must_use]
    pub fn pi_tras_min_f1(&mut self) -> PiTrasMinF1W<DdrPiReg163Spec> {
        PiTrasMinF1W::new(self, 24)
    }
}
#[doc = "DDR PHY Independent Register 163\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`ddr_pi_reg_163::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ddr_pi_reg_163::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct DdrPiReg163Spec;
impl crate::RegisterSpec for DdrPiReg163Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`ddr_pi_reg_163::R`](R) reader structure"]
impl crate::Readable for DdrPiReg163Spec {}
#[doc = "`write(|w| ..)` method takes [`ddr_pi_reg_163::W`](W) writer structure"]
impl crate::Writable for DdrPiReg163Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets DDR_PI_REG_163 to value 0"]
impl crate::Resettable for DdrPiReg163Spec {
    const RESET_VALUE: u32 = 0;
}