rk3399-pac 0.1.4

Peripheral Access Crate (PAC) for the RK3399 SoC from Rockchip
Documentation
#[doc = "Register `DENALI_CTL_129` reader"]
pub type R = crate::R<DenaliCtl129Spec>;
#[doc = "Register `DENALI_CTL_129` writer"]
pub type W = crate::W<DenaliCtl129Spec>;
#[doc = "Field `TCKFSPE_F2` reader - JEDEC TCKFSPE, the valid clock requirement after entering SDP change."]
pub type TckfspeF2R = crate::FieldReader;
#[doc = "Field `TCKFSPE_F2` writer - JEDEC TCKFSPE, the valid clock requirement after entering SDP change."]
pub type TckfspeF2W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
#[doc = "Field `TCKFSPX_F2` reader - JEDEC TCKFSPX, the valid clock requirement before 1st valid command after FSP change."]
pub type TckfspxF2R = crate::FieldReader;
#[doc = "Field `TCKFSPX_F2` writer - JEDEC TCKFSPX, the valid clock requirement before 1st valid command after FSP change."]
pub type TckfspxF2W<'a, REG> = crate::FieldWriter<'a, REG, 5>;
#[doc = "Field `TVREF_LONG_F2` reader - JEDEC TVREF, design will always use the long value."]
pub type TvrefLongF2R = crate::FieldReader<u16>;
#[doc = "Field `TVREF_LONG_F2` writer - JEDEC TVREF, design will always use the long value."]
pub type TvrefLongF2W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
impl R {
    #[doc = "Bits 0:4 - JEDEC TCKFSPE, the valid clock requirement after entering SDP change."]
    #[inline(always)]
    pub fn tckfspe_f2(&self) -> TckfspeF2R {
        TckfspeF2R::new((self.bits & 0x1f) as u8)
    }
    #[doc = "Bits 8:12 - JEDEC TCKFSPX, the valid clock requirement before 1st valid command after FSP change."]
    #[inline(always)]
    pub fn tckfspx_f2(&self) -> TckfspxF2R {
        TckfspxF2R::new(((self.bits >> 8) & 0x1f) as u8)
    }
    #[doc = "Bits 16:31 - JEDEC TVREF, design will always use the long value."]
    #[inline(always)]
    pub fn tvref_long_f2(&self) -> TvrefLongF2R {
        TvrefLongF2R::new(((self.bits >> 16) & 0xffff) as u16)
    }
}
impl W {
    #[doc = "Bits 0:4 - JEDEC TCKFSPE, the valid clock requirement after entering SDP change."]
    #[inline(always)]
    #[must_use]
    pub fn tckfspe_f2(&mut self) -> TckfspeF2W<DenaliCtl129Spec> {
        TckfspeF2W::new(self, 0)
    }
    #[doc = "Bits 8:12 - JEDEC TCKFSPX, the valid clock requirement before 1st valid command after FSP change."]
    #[inline(always)]
    #[must_use]
    pub fn tckfspx_f2(&mut self) -> TckfspxF2W<DenaliCtl129Spec> {
        TckfspxF2W::new(self, 8)
    }
    #[doc = "Bits 16:31 - JEDEC TVREF, design will always use the long value."]
    #[inline(always)]
    #[must_use]
    pub fn tvref_long_f2(&mut self) -> TvrefLongF2W<DenaliCtl129Spec> {
        TvrefLongF2W::new(self, 16)
    }
}
#[doc = "\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`denali_ctl_129::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`denali_ctl_129::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct DenaliCtl129Spec;
impl crate::RegisterSpec for DenaliCtl129Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`denali_ctl_129::R`](R) reader structure"]
impl crate::Readable for DenaliCtl129Spec {}
#[doc = "`write(|w| ..)` method takes [`denali_ctl_129::W`](W) writer structure"]
impl crate::Writable for DenaliCtl129Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets DENALI_CTL_129 to value 0"]
impl crate::Resettable for DenaliCtl129Spec {
    const RESET_VALUE: u32 = 0;
}