Struct MemoryToPeripheral

Source

pub struct MemoryToPeripheral;

Expand description

DMA from a memory location to a peripheral.

Trait Implementations§

Source §

impl Clone for MemoryToPeripheral

Source §

fn clone(&self) -> MemoryToPeripheral

Returns a copy of the value. Read more

1.0.0 · Source§

fn clone_from(&mut self, source: &Self)

Performs copy-assignment from source. Read more

Source §

impl Debug for MemoryToPeripheral

Source §

fn fmt(&self, f: &mut Formatter<'_>) -> Result

Formats the value using the given formatter. Read more

Source §

impl Direction for MemoryToPeripheral

Source §

fn new() -> Self

Creates a new instance of the type.

Source §

fn direction() -> DmaDirection

Returns the DmaDirection of the type.

Source §

impl Copy for MemoryToPeripheral

Source §

impl<I2C, STREAM, const CHANNEL: u8> DMASet<STREAM, CHANNEL, MemoryToPeripheral> for Tx<I2C>
where I2C: DMASet<STREAM, CHANNEL, MemoryToPeripheral>,

Source §

impl<SPI, STREAM, const CHANNEL: u8> DMASet<STREAM, CHANNEL, MemoryToPeripheral> for Tx<SPI>
where SPI: DMASet<STREAM, CHANNEL, MemoryToPeripheral>,

Source §

impl<Serial_, STREAM, const CHANNEL: u8> DMASet<STREAM, CHANNEL, MemoryToPeripheral> for Tx<Serial_>
where Serial_: DMASet<STREAM, CHANNEL, MemoryToPeripheral>,

Source §

impl<UART, STREAM, const CHANNEL: u8> DMASet<STREAM, CHANNEL, MemoryToPeripheral> for Tx<UART>
where UART: DMASet<STREAM, CHANNEL, MemoryToPeripheral> + CommonPins,

Source §

impl DMASet<StreamX<DMA2, 7>, 7, MemoryToPeripheral> for DMAR<TIM8>

Auto Trait Implementations§

§

impl Freeze for MemoryToPeripheral

§

impl RefUnwindSafe for MemoryToPeripheral

§

impl Send for MemoryToPeripheral

§

impl Sync for MemoryToPeripheral

§

impl Unpin for MemoryToPeripheral

§

impl UnwindSafe for MemoryToPeripheral

Blanket Implementations§

Source §

impl<T> Any for T
where T: 'static + ?Sized,

Source §

fn type_id(&self) -> TypeId

Gets the TypeId of self. Read more

Source §

impl<T> Borrow<T> for T
where T: ?Sized,

Source §

fn borrow(&self) -> &T

Immutably borrows from an owned value. Read more

Source §

impl<T> BorrowMut<T> for T
where T: ?Sized,

Source §

fn borrow_mut(&mut self) -> &mut T

Mutably borrows from an owned value. Read more

Source §

impl<T> CloneToUninit for T
where T: Clone,

Source §

unsafe fn clone_to_uninit(&self, dest: *mut u8)

🔬This is a nightly-only experimental API. (clone_to_uninit)

Performs copy-assignment from self to dest. Read more

Source §

impl<T> From<T> for T

Source §

fn from(t: T) -> T

Returns the argument unchanged.

Source §

impl<T, U> Into for T
where U: From<T>,

Source §

fn into(self) -> U

Calls U::from(self).

That is, this conversion is whatever the implementation of From<T> for U chooses to do.

Source §

impl<T, U> TryFrom for T
where U: Into<T>,

Source §

type Error = Infallible

The type returned in the event of a conversion error.

Source §

fn try_from(value: U) -> Result<T, <T as TryFrom>::Error>

Performs the conversion.

Source §

impl<T, U> TryInto for T
where U: TryFrom<T>,

Source §

type Error = >::Error

The type returned in the event of a conversion error.

Source §

fn try_into(self) -> Result<U, >::Error>

Performs the conversion.

Struct MemoryToPeripheralCopy item path

Trait Implementations§

impl Clone for MemoryToPeripheral

fn clone(&self) -> MemoryToPeripheral

fn clone_from(&mut self, source: &Self)

impl Debug for MemoryToPeripheral

fn fmt(&self, f: &mut Formatter<'_>) -> Result

impl Direction for MemoryToPeripheral

fn new() -> Self

fn direction() -> DmaDirection

impl Copy for MemoryToPeripheral

impl<I2C, STREAM, const CHANNEL: u8> DMASet<STREAM, CHANNEL, MemoryToPeripheral> for Tx<I2C>where I2C: DMASet<STREAM, CHANNEL, MemoryToPeripheral>,

impl<SPI, STREAM, const CHANNEL: u8> DMASet<STREAM, CHANNEL, MemoryToPeripheral> for Tx<SPI>where SPI: DMASet<STREAM, CHANNEL, MemoryToPeripheral>,

impl<Serial_, STREAM, const CHANNEL: u8> DMASet<STREAM, CHANNEL, MemoryToPeripheral> for Tx<Serial_>where Serial_: DMASet<STREAM, CHANNEL, MemoryToPeripheral>,

impl<UART, STREAM, const CHANNEL: u8> DMASet<STREAM, CHANNEL, MemoryToPeripheral> for Tx<UART>where UART: DMASet<STREAM, CHANNEL, MemoryToPeripheral> + CommonPins,

impl DMASet<StreamX<DMA1, 0>, 2, MemoryToPeripheral> for CCR1<TIM4>

impl DMASet<StreamX<DMA1, 0>, 5, MemoryToPeripheral> for UART8

impl DMASet<StreamX<DMA1, 0>, 6, MemoryToPeripheral> for CCR3<TIM5>

impl DMASet<StreamX<DMA1, 0>, 6, MemoryToPeripheral> for DMAR<TIM5>

impl DMASet<StreamX<DMA1, 1>, 3, MemoryToPeripheral> for CCR3<TIM2>

impl DMASet<StreamX<DMA1, 1>, 3, MemoryToPeripheral> for DMAR<TIM2>

impl DMASet<StreamX<DMA1, 1>, 5, MemoryToPeripheral> for UART7

impl DMASet<StreamX<DMA1, 1>, 6, MemoryToPeripheral> for CCR4<TIM5>

impl DMASet<StreamX<DMA1, 1>, 6, MemoryToPeripheral> for DMAR<TIM5>

impl DMASet<StreamX<DMA1, 2>, 5, MemoryToPeripheral> for CCR4<TIM3>

impl DMASet<StreamX<DMA1, 2>, 5, MemoryToPeripheral> for DMAR<TIM3>

impl DMASet<StreamX<DMA1, 2>, 6, MemoryToPeripheral> for CCR1<TIM5>

impl DMASet<StreamX<DMA1, 3>, 2, MemoryToPeripheral> for CCR2<TIM4>

impl DMASet<StreamX<DMA1, 3>, 4, MemoryToPeripheral> for USART3

impl DMASet<StreamX<DMA1, 3>, 6, MemoryToPeripheral> for CCR4<TIM5>

impl DMASet<StreamX<DMA1, 3>, 6, MemoryToPeripheral> for DMAR<TIM5>

impl DMASet<StreamX<DMA1, 4>, 0, MemoryToPeripheral> for SPI2

impl DMASet<StreamX<DMA1, 4>, 3, MemoryToPeripheral> for I2C3

impl DMASet<StreamX<DMA1, 4>, 4, MemoryToPeripheral> for UART4

impl DMASet<StreamX<DMA1, 4>, 5, MemoryToPeripheral> for CCR1<TIM3>

impl DMASet<StreamX<DMA1, 4>, 5, MemoryToPeripheral> for DMAR<TIM3>

impl DMASet<StreamX<DMA1, 4>, 6, MemoryToPeripheral> for CCR2<TIM5>

impl DMASet<StreamX<DMA1, 4>, 7, MemoryToPeripheral> for USART3

impl DMASet<StreamX<DMA1, 5>, 0, MemoryToPeripheral> for SPI3

impl DMASet<StreamX<DMA1, 5>, 3, MemoryToPeripheral> for CCR1<TIM2>

impl DMASet<StreamX<DMA1, 5>, 5, MemoryToPeripheral> for CCR2<TIM3>

impl DMASet<StreamX<DMA1, 6>, 1, MemoryToPeripheral> for I2C1

impl DMASet<StreamX<DMA1, 6>, 2, MemoryToPeripheral> for DMAR<TIM4>

impl DMASet<StreamX<DMA1, 6>, 3, MemoryToPeripheral> for CCR2<TIM2>

impl DMASet<StreamX<DMA1, 6>, 3, MemoryToPeripheral> for CCR4<TIM2>

impl DMASet<StreamX<DMA1, 6>, 4, MemoryToPeripheral> for USART2

impl DMASet<StreamX<DMA1, 6>, 6, MemoryToPeripheral> for DMAR<TIM5>

impl DMASet<StreamX<DMA1, 7>, 0, MemoryToPeripheral> for SPI3

impl DMASet<StreamX<DMA1, 7>, 1, MemoryToPeripheral> for I2C1

impl DMASet<StreamX<DMA1, 7>, 2, MemoryToPeripheral> for CCR3<TIM4>

impl DMASet<StreamX<DMA1, 7>, 3, MemoryToPeripheral> for CCR4<TIM2>

impl DMASet<StreamX<DMA1, 7>, 3, MemoryToPeripheral> for DMAR<TIM2>

impl DMASet<StreamX<DMA1, 7>, 4, MemoryToPeripheral> for UART5

impl DMASet<StreamX<DMA1, 7>, 5, MemoryToPeripheral> for CCR3<TIM3>

impl DMASet<StreamX<DMA1, 7>, 7, MemoryToPeripheral> for I2C2

impl DMASet<StreamX<DMA2, 0>, 6, MemoryToPeripheral> for DMAR<TIM1>

impl DMASet<StreamX<DMA2, 1>, 0, MemoryToPeripheral> for SAICH<SAI, false>

impl DMASet<StreamX<DMA2, 1>, 4, MemoryToPeripheral> for SPI4

impl DMASet<StreamX<DMA2, 1>, 6, MemoryToPeripheral> for CCR1<TIM1>

impl DMASet<StreamX<DMA2, 1>, 7, MemoryToPeripheral> for DMAR<TIM8>

impl DMASet<StreamX<DMA2, 2>, 0, MemoryToPeripheral> for CCR1<TIM8>

impl DMASet<StreamX<DMA2, 2>, 0, MemoryToPeripheral> for CCR2<TIM8>

impl DMASet<StreamX<DMA2, 2>, 0, MemoryToPeripheral> for CCR3<TIM8>

impl DMASet<StreamX<DMA2, 2>, 6, MemoryToPeripheral> for CCR2<TIM1>

impl DMASet<StreamX<DMA2, 2>, 7, MemoryToPeripheral> for CCR1<TIM8>

impl DMASet<StreamX<DMA2, 3>, 0, MemoryToPeripheral> for SAICH<SAI, false>

impl DMASet<StreamX<DMA2, 3>, 3, MemoryToPeripheral> for SPI1

impl DMASet<StreamX<DMA2, 3>, 4, MemoryToPeripheral> for SDIO

impl DMASet<StreamX<DMA2, 3>, 6, MemoryToPeripheral> for CCR1<TIM1>

impl DMASet<StreamX<DMA2, 3>, 7, MemoryToPeripheral> for CCR2<TIM8>

impl DMASet<StreamX<DMA2, 4>, 1, MemoryToPeripheral> for SAICH<SAI, true>

impl DMASet<StreamX<DMA2, 4>, 2, MemoryToPeripheral> for SPI5

impl DMASet<StreamX<DMA2, 4>, 5, MemoryToPeripheral> for SPI4

impl DMASet<StreamX<DMA2, 4>, 6, MemoryToPeripheral> for CCR4<TIM1>

impl DMASet<StreamX<DMA2, 4>, 6, MemoryToPeripheral> for DMAR<TIM1>

impl DMASet<StreamX<DMA2, 4>, 7, MemoryToPeripheral> for CCR3<TIM8>

impl DMASet<StreamX<DMA2, 5>, 0, MemoryToPeripheral> for SAICH<SAI, true>

impl DMASet<StreamX<DMA2, 5>, 1, MemoryToPeripheral> for SPI6

impl DMASet<StreamX<DMA2, 5>, 3, MemoryToPeripheral> for SPI1

impl DMASet<StreamX<DMA2, 5>, 6, MemoryToPeripheral> for DMAR<TIM1>

Struct MemoryToPeripheral

impl<I2C, STREAM, const CHANNEL: u8> DMASet<STREAM, CHANNEL, MemoryToPeripheral> for Tx<I2C>
where I2C: DMASet<STREAM, CHANNEL, MemoryToPeripheral>,

impl<SPI, STREAM, const CHANNEL: u8> DMASet<STREAM, CHANNEL, MemoryToPeripheral> for Tx<SPI>
where SPI: DMASet<STREAM, CHANNEL, MemoryToPeripheral>,

impl<Serial_, STREAM, const CHANNEL: u8> DMASet<STREAM, CHANNEL, MemoryToPeripheral> for Tx<Serial_>
where Serial_: DMASet<STREAM, CHANNEL, MemoryToPeripheral>,

impl<UART, STREAM, const CHANNEL: u8> DMASet<STREAM, CHANNEL, MemoryToPeripheral> for Tx<UART>
where UART: DMASet<STREAM, CHANNEL, MemoryToPeripheral> + CommonPins,

impl<T> Any for T
where T: 'static + ?Sized,

impl<T> Borrow<T> for T
where T: ?Sized,

impl<T> BorrowMut<T> for T
where T: ?Sized,

impl<T> CloneToUninit for T
where T: Clone,

impl<T, U> Into<U> for T
where U: From<T>,

impl<T, U> TryFrom<U> for T
where U: Into<T>,

impl<T, U> TryInto<U> for T
where U: TryFrom<T>,