1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
;; GENERATED BY `isaspec`. DO NOT EDIT!!!
(attr MInst.VecDupImm (tag isaspec_generated))
(spec
(MInst.VecDupImm rd imm invert size)
(provide
(match
size
((Size32x2)
(and
(=>
(not invert)
(=
rd
(zero_ext
128
(replicate
(replicate
(zero_ext
32
(concat
(concat
(concat
(concat
(concat
(concat
(concat (extract 2 2 (extract 7 5 (:imm imm))) (extract 1 1 (extract 7 5 (:imm imm))))
(extract 0 0 (extract 7 5 (:imm imm)))
)
(extract 4 4 (extract 4 0 (:imm imm)))
)
(extract 3 3 (extract 4 0 (:imm imm)))
)
(extract 2 2 (extract 4 0 (:imm imm)))
)
(extract 1 1 (extract 4 0 (:imm imm)))
)
(extract 0 0 (extract 4 0 (:imm imm)))
)
)
2
)
1
)
)
)
)
(=>
invert
(=
rd
(zero_ext
128
(bvnot
(replicate
(replicate
(zero_ext
32
(concat
(concat
(concat
(concat
(concat
(concat
(concat (extract 2 2 (extract 7 5 (:imm imm))) (extract 1 1 (extract 7 5 (:imm imm))))
(extract 0 0 (extract 7 5 (:imm imm)))
)
(extract 4 4 (extract 4 0 (:imm imm)))
)
(extract 3 3 (extract 4 0 (:imm imm)))
)
(extract 2 2 (extract 4 0 (:imm imm)))
)
(extract 1 1 (extract 4 0 (:imm imm)))
)
(extract 0 0 (extract 4 0 (:imm imm)))
)
)
2
)
1
)
)
)
)
)
)
)
)
)
(require (match size ((Size32x2) (or (not invert) invert))))
)