calyx 0.7.1

Compiler Infrastructure for Hardware Accelerator Generation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

// -p well-formed
import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main() -> () {
  cells {
    r = std_reg(32);
    w1 = std_wire(32);
  }
  wires {
    comb group do_w1 {
      w1.in = 32'd10;
    }
    group do_r {
      w1.in = r.out;
      r.write_en = 1'd1;
      r.in = 32'd10;
      do_r[done] = r.done;
    }
  }
  control {
    if w1.out with do_w1 {
      do_r;
    }
  }
}