1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
use crate::x86::assembler::*;
use crate::x86::operands::*;
use super::super::opcodes::*;
use crate::core::emitter::*;
use crate::core::operand::*;
/// A dummy operand that represents no register. Here just for simplicity.
const NOREG: Operand = Operand::new();
/// `SEAMCALL`.
///
/// Supported operand variants:
///
/// ```text
/// +---+----------+
/// | # | Operands |
/// +---+----------+
/// | 1 | (none) |
/// +---+----------+
/// ```
pub trait SeamcallEmitter {
fn seamcall(&mut self);
}
impl<'a> SeamcallEmitter for Assembler<'a> {
fn seamcall(&mut self) {
self.emit(SEAMCALL, &NOREG, &NOREG, &NOREG, &NOREG);
}
}
/// `SEAMOPS`.
///
/// Supported operand variants:
///
/// ```text
/// +---+----------+
/// | # | Operands |
/// +---+----------+
/// | 1 | (none) |
/// +---+----------+
/// ```
pub trait SeamopsEmitter {
fn seamops(&mut self);
}
impl<'a> SeamopsEmitter for Assembler<'a> {
fn seamops(&mut self) {
self.emit(SEAMOPS, &NOREG, &NOREG, &NOREG, &NOREG);
}
}
/// `SEAMRET`.
///
/// Supported operand variants:
///
/// ```text
/// +---+----------+
/// | # | Operands |
/// +---+----------+
/// | 1 | (none) |
/// +---+----------+
/// ```
pub trait SeamretEmitter {
fn seamret(&mut self);
}
impl<'a> SeamretEmitter for Assembler<'a> {
fn seamret(&mut self) {
self.emit(SEAMRET, &NOREG, &NOREG, &NOREG, &NOREG);
}
}
/// `TDCALL`.
///
/// Supported operand variants:
///
/// ```text
/// +---+----------+
/// | # | Operands |
/// +---+----------+
/// | 1 | (none) |
/// +---+----------+
/// ```
pub trait TdcallEmitter {
fn tdcall(&mut self);
}
impl<'a> TdcallEmitter for Assembler<'a> {
fn tdcall(&mut self) {
self.emit(TDCALL, &NOREG, &NOREG, &NOREG, &NOREG);
}
}
impl<'a> Assembler<'a> {
/// `SEAMCALL`.
///
/// Supported operand variants:
///
/// ```text
/// +---+----------+
/// | # | Operands |
/// +---+----------+
/// | 1 | (none) |
/// +---+----------+
/// ```
#[inline]
pub fn seamcall(&mut self)
where Assembler<'a>: SeamcallEmitter {
<Self as SeamcallEmitter>::seamcall(self);
}
/// `SEAMOPS`.
///
/// Supported operand variants:
///
/// ```text
/// +---+----------+
/// | # | Operands |
/// +---+----------+
/// | 1 | (none) |
/// +---+----------+
/// ```
#[inline]
pub fn seamops(&mut self)
where Assembler<'a>: SeamopsEmitter {
<Self as SeamopsEmitter>::seamops(self);
}
/// `SEAMRET`.
///
/// Supported operand variants:
///
/// ```text
/// +---+----------+
/// | # | Operands |
/// +---+----------+
/// | 1 | (none) |
/// +---+----------+
/// ```
#[inline]
pub fn seamret(&mut self)
where Assembler<'a>: SeamretEmitter {
<Self as SeamretEmitter>::seamret(self);
}
/// `TDCALL`.
///
/// Supported operand variants:
///
/// ```text
/// +---+----------+
/// | # | Operands |
/// +---+----------+
/// | 1 | (none) |
/// +---+----------+
/// ```
#[inline]
pub fn tdcall(&mut self)
where Assembler<'a>: TdcallEmitter {
<Self as TdcallEmitter>::tdcall(self);
}
}