asmkit-rs 0.3.1

Portable assembler toolkit: decoding and encoding of various architectures
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147

use crate::x86::assembler::*;
use crate::x86::operands::*;
use super::super::opcodes::*;
use crate::core::emitter::*;
use crate::core::operand::*;

/// A dummy operand that represents no register. Here just for simplicity.
const NOREG: Operand = Operand::new();

/// `GF2P8AFFINEINVQB`.
///
/// Supported operand variants:
///
/// ```text
/// +---+---------------+
/// | # | Operands      |
/// +---+---------------+
/// | 1 | Xmm, Mem, Imm |
/// | 2 | Xmm, Xmm, Imm |
/// +---+---------------+
/// ```
pub trait Gf2p8affineinvqbEmitter<A, B, C> {
    fn gf2p8affineinvqb(&mut self, op0: A, op1: B, op2: C);
}

impl<'a> Gf2p8affineinvqbEmitter<Xmm, Xmm, Imm> for Assembler<'a> {
    fn gf2p8affineinvqb(&mut self, op0: Xmm, op1: Xmm, op2: Imm) {
        self.emit(GF2P8AFFINEINVQBRRI, op0.as_operand(), op1.as_operand(), op2.as_operand(), &NOREG);
    }
}

impl<'a> Gf2p8affineinvqbEmitter<Xmm, Mem, Imm> for Assembler<'a> {
    fn gf2p8affineinvqb(&mut self, op0: Xmm, op1: Mem, op2: Imm) {
        self.emit(GF2P8AFFINEINVQBRMI, op0.as_operand(), op1.as_operand(), op2.as_operand(), &NOREG);
    }
}

/// `GF2P8AFFINEQB`.
///
/// Supported operand variants:
///
/// ```text
/// +---+---------------+
/// | # | Operands      |
/// +---+---------------+
/// | 1 | Xmm, Mem, Imm |
/// | 2 | Xmm, Xmm, Imm |
/// +---+---------------+
/// ```
pub trait Gf2p8affineqbEmitter<A, B, C> {
    fn gf2p8affineqb(&mut self, op0: A, op1: B, op2: C);
}

impl<'a> Gf2p8affineqbEmitter<Xmm, Xmm, Imm> for Assembler<'a> {
    fn gf2p8affineqb(&mut self, op0: Xmm, op1: Xmm, op2: Imm) {
        self.emit(GF2P8AFFINEQBRRI, op0.as_operand(), op1.as_operand(), op2.as_operand(), &NOREG);
    }
}

impl<'a> Gf2p8affineqbEmitter<Xmm, Mem, Imm> for Assembler<'a> {
    fn gf2p8affineqb(&mut self, op0: Xmm, op1: Mem, op2: Imm) {
        self.emit(GF2P8AFFINEQBRMI, op0.as_operand(), op1.as_operand(), op2.as_operand(), &NOREG);
    }
}

/// `GF2P8MULB`.
///
/// Supported operand variants:
///
/// ```text
/// +---+----------+
/// | # | Operands |
/// +---+----------+
/// | 1 | Xmm, Mem |
/// | 2 | Xmm, Xmm |
/// +---+----------+
/// ```
pub trait Gf2p8mulbEmitter<A, B> {
    fn gf2p8mulb(&mut self, op0: A, op1: B);
}

impl<'a> Gf2p8mulbEmitter<Xmm, Xmm> for Assembler<'a> {
    fn gf2p8mulb(&mut self, op0: Xmm, op1: Xmm) {
        self.emit(GF2P8MULBRR, op0.as_operand(), op1.as_operand(), &NOREG, &NOREG);
    }
}

impl<'a> Gf2p8mulbEmitter<Xmm, Mem> for Assembler<'a> {
    fn gf2p8mulb(&mut self, op0: Xmm, op1: Mem) {
        self.emit(GF2P8MULBRM, op0.as_operand(), op1.as_operand(), &NOREG, &NOREG);
    }
}


impl<'a> Assembler<'a> {
    /// `GF2P8AFFINEINVQB`.
    ///
    /// Supported operand variants:
    ///
    /// ```text
    /// +---+---------------+
    /// | # | Operands      |
    /// +---+---------------+
    /// | 1 | Xmm, Mem, Imm |
    /// | 2 | Xmm, Xmm, Imm |
    /// +---+---------------+
    /// ```
    #[inline]
    pub fn gf2p8affineinvqb<A, B, C>(&mut self, op0: A, op1: B, op2: C)
    where Assembler<'a>: Gf2p8affineinvqbEmitter<A, B, C> {
        <Self as Gf2p8affineinvqbEmitter<A, B, C>>::gf2p8affineinvqb(self, op0, op1, op2);
    }
    /// `GF2P8AFFINEQB`.
    ///
    /// Supported operand variants:
    ///
    /// ```text
    /// +---+---------------+
    /// | # | Operands      |
    /// +---+---------------+
    /// | 1 | Xmm, Mem, Imm |
    /// | 2 | Xmm, Xmm, Imm |
    /// +---+---------------+
    /// ```
    #[inline]
    pub fn gf2p8affineqb<A, B, C>(&mut self, op0: A, op1: B, op2: C)
    where Assembler<'a>: Gf2p8affineqbEmitter<A, B, C> {
        <Self as Gf2p8affineqbEmitter<A, B, C>>::gf2p8affineqb(self, op0, op1, op2);
    }
    /// `GF2P8MULB`.
    ///
    /// Supported operand variants:
    ///
    /// ```text
    /// +---+----------+
    /// | # | Operands |
    /// +---+----------+
    /// | 1 | Xmm, Mem |
    /// | 2 | Xmm, Xmm |
    /// +---+----------+
    /// ```
    #[inline]
    pub fn gf2p8mulb<A, B>(&mut self, op0: A, op1: B)
    where Assembler<'a>: Gf2p8mulbEmitter<A, B> {
        <Self as Gf2p8mulbEmitter<A, B>>::gf2p8mulb(self, op0, op1);
    }
}