asmkit-rs 0.3.1

Portable assembler toolkit: decoding and encoding of various architectures
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65

use crate::x86::assembler::*;
use crate::x86::operands::*;
use super::super::opcodes::*;
use crate::core::emitter::*;
use crate::core::operand::*;

/// A dummy operand that represents no register. Here just for simplicity.
const NOREG: Operand = Operand::new();

/// `CLZERO`.
///
/// Supported operand variants:
///
/// ```text
/// +---+----------+
/// | # | Operands |
/// +---+----------+
/// | 1 | Gpd      |
/// | 2 | Gpq      |
/// | 3 | Gpw      |
/// +---+----------+
/// ```
pub trait ClzeroEmitter<A> {
    fn clzero(&mut self, op0: A);
}

impl<'a> ClzeroEmitter<Gpw> for Assembler<'a> {
    fn clzero(&mut self, op0: Gpw) {
        self.emit(CLZERO16R, op0.as_operand(), &NOREG, &NOREG, &NOREG);
    }
}

impl<'a> ClzeroEmitter<Gpd> for Assembler<'a> {
    fn clzero(&mut self, op0: Gpd) {
        self.emit(CLZERO32R, op0.as_operand(), &NOREG, &NOREG, &NOREG);
    }
}

impl<'a> ClzeroEmitter<Gpq> for Assembler<'a> {
    fn clzero(&mut self, op0: Gpq) {
        self.emit(CLZERO64R, op0.as_operand(), &NOREG, &NOREG, &NOREG);
    }
}


impl<'a> Assembler<'a> {
    /// `CLZERO`.
    ///
    /// Supported operand variants:
    ///
    /// ```text
    /// +---+----------+
    /// | # | Operands |
    /// +---+----------+
    /// | 1 | Gpd      |
    /// | 2 | Gpq      |
    /// | 3 | Gpw      |
    /// +---+----------+
    /// ```
    #[inline]
    pub fn clzero<A>(&mut self, op0: A)
    where Assembler<'a>: ClzeroEmitter<A> {
        <Self as ClzeroEmitter<A>>::clzero(self, op0);
    }
}