1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
use crate::x86::assembler::*;
use crate::x86::operands::*;
use super::super::opcodes::*;
use crate::core::emitter::*;
use crate::core::operand::*;
/// A dummy operand that represents no register. Here just for simplicity.
const NOREG: Operand = Operand::new();
/// `RDMSRLIST`.
///
/// Supported operand variants:
///
/// ```text
/// +---+----------+
/// | # | Operands |
/// +---+----------+
/// | 1 | (none) |
/// +---+----------+
/// ```
pub trait RdmsrlistEmitter {
fn rdmsrlist(&mut self);
}
impl<'a> RdmsrlistEmitter for Assembler<'a> {
fn rdmsrlist(&mut self) {
self.emit(RDMSRLIST, &NOREG, &NOREG, &NOREG, &NOREG);
}
}
/// `WRMSRLIST`.
///
/// Supported operand variants:
///
/// ```text
/// +---+----------+
/// | # | Operands |
/// +---+----------+
/// | 1 | (none) |
/// +---+----------+
/// ```
pub trait WrmsrlistEmitter {
fn wrmsrlist(&mut self);
}
impl<'a> WrmsrlistEmitter for Assembler<'a> {
fn wrmsrlist(&mut self) {
self.emit(WRMSRLIST, &NOREG, &NOREG, &NOREG, &NOREG);
}
}
impl<'a> Assembler<'a> {
/// `RDMSRLIST`.
///
/// Supported operand variants:
///
/// ```text
/// +---+----------+
/// | # | Operands |
/// +---+----------+
/// | 1 | (none) |
/// +---+----------+
/// ```
#[inline]
pub fn rdmsrlist(&mut self)
where Assembler<'a>: RdmsrlistEmitter {
<Self as RdmsrlistEmitter>::rdmsrlist(self);
}
/// `WRMSRLIST`.
///
/// Supported operand variants:
///
/// ```text
/// +---+----------+
/// | # | Operands |
/// +---+----------+
/// | 1 | (none) |
/// +---+----------+
/// ```
#[inline]
pub fn wrmsrlist(&mut self)
where Assembler<'a>: WrmsrlistEmitter {
<Self as WrmsrlistEmitter>::wrmsrlist(self);
}
}