1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
///Register `VSCR` reader
pub type R = crate::R<VSCRrs>;
///Register `VSCR` writer
pub type W = crate::W<VSCRrs>;
///Field `EN` reader - EN
pub type EN_R = crate::BitReader;
///Field `EN` writer - EN
pub type EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UR` reader - UR
pub type UR_R = crate::BitReader;
///Field `UR` writer - UR
pub type UR_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
///Bit 0 - EN
#[inline(always)]
pub fn en(&self) -> EN_R {
EN_R::new((self.bits & 1) != 0)
}
///Bit 8 - UR
#[inline(always)]
pub fn ur(&self) -> UR_R {
UR_R::new(((self.bits >> 8) & 1) != 0)
}
}
impl core::fmt::Debug for R {
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
f.debug_struct("VSCR")
.field("en", &self.en())
.field("ur", &self.ur())
.finish()
}
}
impl W {
///Bit 0 - EN
#[inline(always)]
pub fn en(&mut self) -> EN_W<VSCRrs> {
EN_W::new(self, 0)
}
///Bit 8 - UR
#[inline(always)]
pub fn ur(&mut self) -> UR_W<VSCRrs> {
UR_W::new(self, 8)
}
}
/**DSI Host video shadow control register
You can [`read`](crate::Reg::read) this register and get [`vscr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vscr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP157.html#DSI:VSCR)*/
pub struct VSCRrs;
impl crate::RegisterSpec for VSCRrs {
type Ux = u32;
}
///`read()` method returns [`vscr::R`](R) reader structure
impl crate::Readable for VSCRrs {}
///`write(|w| ..)` method takes [`vscr::W`](W) writer structure
impl crate::Writable for VSCRrs {
type Safety = crate::Unsafe;
}
///`reset()` method sets VSCR to value 0
impl crate::Resettable for VSCRrs {}