1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
///Register `TCCR1` reader
pub type R = crate::R<TCCR1rs>;
///Register `TCCR1` writer
pub type W = crate::W<TCCR1rs>;
///Field `HSRD_TOCNT` reader - HSRD_TOCNT
pub type HSRD_TOCNT_R = crate::FieldReader<u16>;
///Field `HSRD_TOCNT` writer - HSRD_TOCNT
pub type HSRD_TOCNT_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
impl R {
///Bits 0:15 - HSRD_TOCNT
#[inline(always)]
pub fn hsrd_tocnt(&self) -> HSRD_TOCNT_R {
HSRD_TOCNT_R::new((self.bits & 0xffff) as u16)
}
}
impl core::fmt::Debug for R {
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
f.debug_struct("TCCR1")
.field("hsrd_tocnt", &self.hsrd_tocnt())
.finish()
}
}
impl W {
///Bits 0:15 - HSRD_TOCNT
#[inline(always)]
pub fn hsrd_tocnt(&mut self) -> HSRD_TOCNT_W<TCCR1rs> {
HSRD_TOCNT_W::new(self, 0)
}
}
/**DSI Host timeout counter configuration register 1
You can [`read`](crate::Reg::read) this register and get [`tccr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`tccr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP157.html#DSI:TCCR1)*/
pub struct TCCR1rs;
impl crate::RegisterSpec for TCCR1rs {
type Ux = u32;
}
///`read()` method returns [`tccr1::R`](R) reader structure
impl crate::Readable for TCCR1rs {}
///`write(|w| ..)` method takes [`tccr1::W`](W) writer structure
impl crate::Writable for TCCR1rs {
type Safety = crate::Unsafe;
}
///`reset()` method sets TCCR1 to value 0
impl crate::Resettable for TCCR1rs {}