stm32mp1 0.16.0

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127

///Register `ISR1` reader
pub type R = crate::R<ISR1rs>;
///Field `TOHSTX` reader - TOHSTX
pub type TOHSTX_R = crate::BitReader;
///Field `TOLPRX` reader - TOLPRX
pub type TOLPRX_R = crate::BitReader;
///Field `ECCSE` reader - ECCSE
pub type ECCSE_R = crate::BitReader;
///Field `ECCME` reader - ECCME
pub type ECCME_R = crate::BitReader;
///Field `CRCE` reader - CRCE
pub type CRCE_R = crate::BitReader;
///Field `PSE` reader - PSE
pub type PSE_R = crate::BitReader;
///Field `EOTPE` reader - EOTPE
pub type EOTPE_R = crate::BitReader;
///Field `LPWRE` reader - LPWRE
pub type LPWRE_R = crate::BitReader;
///Field `GCWRE` reader - GCWRE
pub type GCWRE_R = crate::BitReader;
///Field `GPWRE` reader - GPWRE
pub type GPWRE_R = crate::BitReader;
///Field `GPTXE` reader - GPTXE
pub type GPTXE_R = crate::BitReader;
///Field `GPRDE` reader - GPRDE
pub type GPRDE_R = crate::BitReader;
///Field `GPRXE` reader - GPRXE
pub type GPRXE_R = crate::BitReader;
impl R {
    ///Bit 0 - TOHSTX
    #[inline(always)]
    pub fn tohstx(&self) -> TOHSTX_R {
        TOHSTX_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - TOLPRX
    #[inline(always)]
    pub fn tolprx(&self) -> TOLPRX_R {
        TOLPRX_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - ECCSE
    #[inline(always)]
    pub fn eccse(&self) -> ECCSE_R {
        ECCSE_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - ECCME
    #[inline(always)]
    pub fn eccme(&self) -> ECCME_R {
        ECCME_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - CRCE
    #[inline(always)]
    pub fn crce(&self) -> CRCE_R {
        CRCE_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - PSE
    #[inline(always)]
    pub fn pse(&self) -> PSE_R {
        PSE_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - EOTPE
    #[inline(always)]
    pub fn eotpe(&self) -> EOTPE_R {
        EOTPE_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - LPWRE
    #[inline(always)]
    pub fn lpwre(&self) -> LPWRE_R {
        LPWRE_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - GCWRE
    #[inline(always)]
    pub fn gcwre(&self) -> GCWRE_R {
        GCWRE_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - GPWRE
    #[inline(always)]
    pub fn gpwre(&self) -> GPWRE_R {
        GPWRE_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - GPTXE
    #[inline(always)]
    pub fn gptxe(&self) -> GPTXE_R {
        GPTXE_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - GPRDE
    #[inline(always)]
    pub fn gprde(&self) -> GPRDE_R {
        GPRDE_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - GPRXE
    #[inline(always)]
    pub fn gprxe(&self) -> GPRXE_R {
        GPRXE_R::new(((self.bits >> 12) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ISR1")
            .field("tohstx", &self.tohstx())
            .field("tolprx", &self.tolprx())
            .field("eccse", &self.eccse())
            .field("eccme", &self.eccme())
            .field("crce", &self.crce())
            .field("pse", &self.pse())
            .field("eotpe", &self.eotpe())
            .field("lpwre", &self.lpwre())
            .field("gcwre", &self.gcwre())
            .field("gpwre", &self.gpwre())
            .field("gptxe", &self.gptxe())
            .field("gprde", &self.gprde())
            .field("gprxe", &self.gprxe())
            .finish()
    }
}
/**DSI Host interrupt and status register 1

You can [`read`](crate::Reg::read) this register and get [`isr1::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP157.html#DSI:ISR1)*/
pub struct ISR1rs;
impl crate::RegisterSpec for ISR1rs {
    type Ux = u32;
}
///`read()` method returns [`isr1::R`](R) reader structure
impl crate::Readable for ISR1rs {}
///`reset()` method sets ISR1 to value 0
impl crate::Resettable for ISR1rs {}