1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
///Register `MTLQICSR` reader
pub type R = crate::R<MTLQICSRrs>;
///Register `MTLQICSR` writer
pub type W = crate::W<MTLQICSRrs>;
///Field `TXUNFIS` reader - Transmit Queue Underflow Interrupt Status This bit indicates that the Transmit Queue had an underflow while transmitting the packet. Transmission is suspended and an Underflow Error TDES3\[2\] is set. This bit is cleared when the application writes 1 to this bit.
pub type TXUNFIS_R = crate::BitReader;
///Field `TXUNFIS` writer - Transmit Queue Underflow Interrupt Status This bit indicates that the Transmit Queue had an underflow while transmitting the packet. Transmission is suspended and an Underflow Error TDES3\[2\] is set. This bit is cleared when the application writes 1 to this bit.
pub type TXUNFIS_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TXUIE` reader - Transmit Queue Underflow Interrupt Enable When this bit is set, the Transmit Queue Underflow interrupt is enabled. When this bit is reset, the Transmit Queue Underflow interrupt is disabled.
pub type TXUIE_R = crate::BitReader;
///Field `TXUIE` writer - Transmit Queue Underflow Interrupt Enable When this bit is set, the Transmit Queue Underflow interrupt is enabled. When this bit is reset, the Transmit Queue Underflow interrupt is disabled.
pub type TXUIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RXOVFIS` reader - Receive Queue Overflow Interrupt Status This bit indicates that the Receive Queue had an overflow while receiving the packet. If a partial packet is transferred to the application, the overflow status is set in RDES3\[21\]. This bit is cleared when the application writes 1 to this bit.
pub type RXOVFIS_R = crate::BitReader;
///Field `RXOVFIS` writer - Receive Queue Overflow Interrupt Status This bit indicates that the Receive Queue had an overflow while receiving the packet. If a partial packet is transferred to the application, the overflow status is set in RDES3\[21\]. This bit is cleared when the application writes 1 to this bit.
pub type RXOVFIS_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RXOIE` reader - Receive Queue Overflow Interrupt Enable When this bit is set, the Receive Queue Overflow interrupt is enabled. When this bit is reset, the Receive Queue Overflow interrupt is disabled.
pub type RXOIE_R = crate::BitReader;
///Field `RXOIE` writer - Receive Queue Overflow Interrupt Enable When this bit is set, the Receive Queue Overflow interrupt is enabled. When this bit is reset, the Receive Queue Overflow interrupt is disabled.
pub type RXOIE_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
///Bit 0 - Transmit Queue Underflow Interrupt Status This bit indicates that the Transmit Queue had an underflow while transmitting the packet. Transmission is suspended and an Underflow Error TDES3\[2\] is set. This bit is cleared when the application writes 1 to this bit.
#[inline(always)]
pub fn txunfis(&self) -> TXUNFIS_R {
TXUNFIS_R::new((self.bits & 1) != 0)
}
///Bit 8 - Transmit Queue Underflow Interrupt Enable When this bit is set, the Transmit Queue Underflow interrupt is enabled. When this bit is reset, the Transmit Queue Underflow interrupt is disabled.
#[inline(always)]
pub fn txuie(&self) -> TXUIE_R {
TXUIE_R::new(((self.bits >> 8) & 1) != 0)
}
///Bit 16 - Receive Queue Overflow Interrupt Status This bit indicates that the Receive Queue had an overflow while receiving the packet. If a partial packet is transferred to the application, the overflow status is set in RDES3\[21\]. This bit is cleared when the application writes 1 to this bit.
#[inline(always)]
pub fn rxovfis(&self) -> RXOVFIS_R {
RXOVFIS_R::new(((self.bits >> 16) & 1) != 0)
}
///Bit 24 - Receive Queue Overflow Interrupt Enable When this bit is set, the Receive Queue Overflow interrupt is enabled. When this bit is reset, the Receive Queue Overflow interrupt is disabled.
#[inline(always)]
pub fn rxoie(&self) -> RXOIE_R {
RXOIE_R::new(((self.bits >> 24) & 1) != 0)
}
}
impl core::fmt::Debug for R {
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
f.debug_struct("MTLQICSR")
.field("txunfis", &self.txunfis())
.field("txuie", &self.txuie())
.field("rxovfis", &self.rxovfis())
.field("rxoie", &self.rxoie())
.finish()
}
}
impl W {
///Bit 0 - Transmit Queue Underflow Interrupt Status This bit indicates that the Transmit Queue had an underflow while transmitting the packet. Transmission is suspended and an Underflow Error TDES3\[2\] is set. This bit is cleared when the application writes 1 to this bit.
#[inline(always)]
pub fn txunfis(&mut self) -> TXUNFIS_W<MTLQICSRrs> {
TXUNFIS_W::new(self, 0)
}
///Bit 8 - Transmit Queue Underflow Interrupt Enable When this bit is set, the Transmit Queue Underflow interrupt is enabled. When this bit is reset, the Transmit Queue Underflow interrupt is disabled.
#[inline(always)]
pub fn txuie(&mut self) -> TXUIE_W<MTLQICSRrs> {
TXUIE_W::new(self, 8)
}
///Bit 16 - Receive Queue Overflow Interrupt Status This bit indicates that the Receive Queue had an overflow while receiving the packet. If a partial packet is transferred to the application, the overflow status is set in RDES3\[21\]. This bit is cleared when the application writes 1 to this bit.
#[inline(always)]
pub fn rxovfis(&mut self) -> RXOVFIS_W<MTLQICSRrs> {
RXOVFIS_W::new(self, 16)
}
///Bit 24 - Receive Queue Overflow Interrupt Enable When this bit is set, the Receive Queue Overflow interrupt is enabled. When this bit is reset, the Receive Queue Overflow interrupt is disabled.
#[inline(always)]
pub fn rxoie(&mut self) -> RXOIE_W<MTLQICSRrs> {
RXOIE_W::new(self, 24)
}
}
/**Queue interrupt control status Register
You can [`read`](crate::Reg::read) this register and get [`mtlqicsr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`mtlqicsr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct MTLQICSRrs;
impl crate::RegisterSpec for MTLQICSRrs {
type Ux = u32;
}
///`read()` method returns [`mtlqicsr::R`](R) reader structure
impl crate::Readable for MTLQICSRrs {}
///`write(|w| ..)` method takes [`mtlqicsr::W`](W) writer structure
impl crate::Writable for MTLQICSRrs {
type Safety = crate::Unsafe;
}
///`reset()` method sets MTLQICSR to value 0
impl crate::Resettable for MTLQICSRrs {}