1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
///Register `MACLTCR` reader
pub type R = crate::R<MACLTCRrs>;
///Register `MACLTCR` writer
pub type W = crate::W<MACLTCRrs>;
///Field `TWT` reader - LPI TW Timer This field specifies the minimum time (in microseconds) for which the MAC waits after it stops transmitting the LPI pattern to the PHY and before it resumes the normal transmission. The TLPIEX status bit is set after the expiry of this timer.
pub type TWT_R = crate::FieldReader<u16>;
///Field `TWT` writer - LPI TW Timer This field specifies the minimum time (in microseconds) for which the MAC waits after it stops transmitting the LPI pattern to the PHY and before it resumes the normal transmission. The TLPIEX status bit is set after the expiry of this timer.
pub type TWT_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
///Field `LST` reader - LPI LS Timer This field specifies the minimum time (in milliseconds) for which the link status from the PHY should be up (OKAY) before the LPI pattern can be transmitted to the PHY. The MAC does not transmit the LPI pattern even when the LPIEN bit is set unless the LPI LS Timer reaches the programmed terminal count. The default value of the LPI LS Timer is 1000 (1 sec) as defined in the IEEE standard.
pub type LST_R = crate::FieldReader<u16>;
///Field `LST` writer - LPI LS Timer This field specifies the minimum time (in milliseconds) for which the link status from the PHY should be up (OKAY) before the LPI pattern can be transmitted to the PHY. The MAC does not transmit the LPI pattern even when the LPIEN bit is set unless the LPI LS Timer reaches the programmed terminal count. The default value of the LPI LS Timer is 1000 (1 sec) as defined in the IEEE standard.
pub type LST_W<'a, REG> = crate::FieldWriter<'a, REG, 10, u16>;
impl R {
///Bits 0:15 - LPI TW Timer This field specifies the minimum time (in microseconds) for which the MAC waits after it stops transmitting the LPI pattern to the PHY and before it resumes the normal transmission. The TLPIEX status bit is set after the expiry of this timer.
#[inline(always)]
pub fn twt(&self) -> TWT_R {
TWT_R::new((self.bits & 0xffff) as u16)
}
///Bits 16:25 - LPI LS Timer This field specifies the minimum time (in milliseconds) for which the link status from the PHY should be up (OKAY) before the LPI pattern can be transmitted to the PHY. The MAC does not transmit the LPI pattern even when the LPIEN bit is set unless the LPI LS Timer reaches the programmed terminal count. The default value of the LPI LS Timer is 1000 (1 sec) as defined in the IEEE standard.
#[inline(always)]
pub fn lst(&self) -> LST_R {
LST_R::new(((self.bits >> 16) & 0x03ff) as u16)
}
}
impl core::fmt::Debug for R {
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
f.debug_struct("MACLTCR")
.field("twt", &self.twt())
.field("lst", &self.lst())
.finish()
}
}
impl W {
///Bits 0:15 - LPI TW Timer This field specifies the minimum time (in microseconds) for which the MAC waits after it stops transmitting the LPI pattern to the PHY and before it resumes the normal transmission. The TLPIEX status bit is set after the expiry of this timer.
#[inline(always)]
pub fn twt(&mut self) -> TWT_W<MACLTCRrs> {
TWT_W::new(self, 0)
}
///Bits 16:25 - LPI LS Timer This field specifies the minimum time (in milliseconds) for which the link status from the PHY should be up (OKAY) before the LPI pattern can be transmitted to the PHY. The MAC does not transmit the LPI pattern even when the LPIEN bit is set unless the LPI LS Timer reaches the programmed terminal count. The default value of the LPI LS Timer is 1000 (1 sec) as defined in the IEEE standard.
#[inline(always)]
pub fn lst(&mut self) -> LST_W<MACLTCRrs> {
LST_W::new(self, 16)
}
}
/**LPI timers control register
You can [`read`](crate::Reg::read) this register and get [`macltcr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`macltcr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct MACLTCRrs;
impl crate::RegisterSpec for MACLTCRrs {
type Ux = u32;
}
///`read()` method returns [`macltcr::R`](R) reader structure
impl crate::Readable for MACLTCRrs {}
///`write(|w| ..)` method takes [`macltcr::W`](W) writer structure
impl crate::Writable for MACLTCRrs {
type Safety = crate::Unsafe;
}
///`reset()` method sets MACLTCR to value 0x03e8_0000
impl crate::Resettable for MACLTCRrs {
const RESET_VALUE: u32 = 0x03e8_0000;
}