vyre 0.4.0

GPU compute intermediate representation with a standard operation library
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74

use crate::ir::{Expr, Program};
use crate::ops::primitive;
use crate::ops::{AlgebraicLaw, OpSpec, U32_OUTPUTS, U32_U32_INPUTS};

// Rotate bits left by amount & 31.



pub const LAWS: &[AlgebraicLaw] = &[
    AlgebraicLaw::Bounded {
        lo: 0,
        hi: u32::MAX,
    },
    AlgebraicLaw::InverseOf {
        op: "primitive.bitwise.rotr",
    },
];

/// Rotate left operation.
#[derive(Debug, Clone, Copy, Default)]
pub struct Rotl;

impl Rotl {
    /// Declarative operation specification.
    ///
    /// Laws are declared as explicit `AlgebraicLaw` values on `SPEC`.
    pub const SPEC: OpSpec = OpSpec::composition_inlinable(
        "primitive.bitwise.rotl",
        U32_U32_INPUTS,
        U32_OUTPUTS,
        LAWS,
        Self::program,
    );

    /// Build the canonical IR program.
    ///
    /// # Examples
    ///
    /// ```
    /// use vyre::ir::Expr;
    /// use vyre::ops::primitive::rotl::Rotl;
    ///
    /// let _expr = Expr::bitor(Expr::shl(Expr::u32(1), Expr::u32(3)), Expr::shr(Expr::u32(1), Expr::u32(29)));
    /// let program = Rotl::program();
    /// assert!(!program.entry().is_empty());
    /// ```
    #[must_use]
    pub fn program() -> Program {
        primitive::binary_u32_program(|a, b| {
            let r = Expr::bitand(b, Expr::u32(31));
            Expr::select(
                Expr::eq(r.clone(), Expr::u32(0)),
                a.clone(),
                Expr::bitor(
                    Expr::shl(a.clone(), r.clone()),
                    Expr::shr(a, Expr::sub(Expr::u32(32), r)),
                ),
            )
        })
    }
}

// Backend-specific lowering tripwires for rotl.

// WGSL lowering marker for `primitive.bitwise.rotl`.
//
// Not a stub: this is a zero-overhead Category A marker. `Rotl::program`
// builds concrete IR through `core/src/ops/primitive/bitwise/rotl/kernel.rs`; `core/src/lower/wgsl/expr.rs` emits WGSL.
// `core/tests/conformance.rs::conformance_all_primitives` verifies
// lowered GPU bytes are bit-exact against the conform CPU reference.
//
// ```wgsl
// _vyre_store_out(idx, select(((x << r) | (x >> (32u - r))), x, (r == 0u)));
// ```