stm32mp1 0.16.0

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

///Register `RX_ALIGNMENT_ERROR_PACKETS` reader
pub type R = crate::R<RX_ALIGNMENT_ERROR_PACKETSrs>;
///Field `RXALGNERR` reader - RXALGNERR
pub type RXALGNERR_R = crate::FieldReader<u32>;
impl R {
    ///Bits 0:31 - RXALGNERR
    #[inline(always)]
    pub fn rxalgnerr(&self) -> RXALGNERR_R {
        RXALGNERR_R::new(self.bits)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RX_ALIGNMENT_ERROR_PACKETS")
            .field("rxalgnerr", &self.rxalgnerr())
            .finish()
    }
}
/**This register provides the number of packets received by Ethernet peripheral with alignment (dribble) error. It is valid only in 10/100 mode.

You can [`read`](crate::Reg::read) this register and get [`rx_alignment_error_packets::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP153.html#ETH_MAC_MMC:RX_ALIGNMENT_ERROR_PACKETS)*/
pub struct RX_ALIGNMENT_ERROR_PACKETSrs;
impl crate::RegisterSpec for RX_ALIGNMENT_ERROR_PACKETSrs {
    type Ux = u32;
}
///`read()` method returns [`rx_alignment_error_packets::R`](R) reader structure
impl crate::Readable for RX_ALIGNMENT_ERROR_PACKETSrs {}
///`reset()` method sets RX_ALIGNMENT_ERROR_PACKETS to value 0
impl crate::Resettable for RX_ALIGNMENT_ERROR_PACKETSrs {}