stm32mp1 0.16.0

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121

///Register `MACRxQC1R` reader
pub type R = crate::R<MACRX_QC1Rrs>;
///Register `MACRxQC1R` writer
pub type W = crate::W<MACRX_QC1Rrs>;
///Field `AVCPQ` reader - AVCPQ
pub type AVCPQ_R = crate::FieldReader;
///Field `AVCPQ` writer - AVCPQ
pub type AVCPQ_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
///Field `AVPTPQ` reader - AVPTPQ
pub type AVPTPQ_R = crate::FieldReader;
///Field `AVPTPQ` writer - AVPTPQ
pub type AVPTPQ_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
///Field `UPQ` reader - UPQ
pub type UPQ_R = crate::FieldReader;
///Field `UPQ` writer - UPQ
pub type UPQ_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
///Field `MCBCQ` reader - MCBCQ
pub type MCBCQ_R = crate::FieldReader;
///Field `MCBCQ` writer - MCBCQ
pub type MCBCQ_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
///Field `MCBCQEN` reader - MCBCQEN
pub type MCBCQEN_R = crate::BitReader;
///Field `MCBCQEN` writer - MCBCQEN
pub type MCBCQEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TACPQE` reader - TACPQE
pub type TACPQE_R = crate::BitReader;
///Field `TACPQE` writer - TACPQE
pub type TACPQE_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bits 0:2 - AVCPQ
    #[inline(always)]
    pub fn avcpq(&self) -> AVCPQ_R {
        AVCPQ_R::new((self.bits & 7) as u8)
    }
    ///Bits 4:6 - AVPTPQ
    #[inline(always)]
    pub fn avptpq(&self) -> AVPTPQ_R {
        AVPTPQ_R::new(((self.bits >> 4) & 7) as u8)
    }
    ///Bits 12:14 - UPQ
    #[inline(always)]
    pub fn upq(&self) -> UPQ_R {
        UPQ_R::new(((self.bits >> 12) & 7) as u8)
    }
    ///Bits 16:18 - MCBCQ
    #[inline(always)]
    pub fn mcbcq(&self) -> MCBCQ_R {
        MCBCQ_R::new(((self.bits >> 16) & 7) as u8)
    }
    ///Bit 20 - MCBCQEN
    #[inline(always)]
    pub fn mcbcqen(&self) -> MCBCQEN_R {
        MCBCQEN_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - TACPQE
    #[inline(always)]
    pub fn tacpqe(&self) -> TACPQE_R {
        TACPQE_R::new(((self.bits >> 21) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("MACRxQC1R")
            .field("avcpq", &self.avcpq())
            .field("avptpq", &self.avptpq())
            .field("upq", &self.upq())
            .field("mcbcq", &self.mcbcq())
            .field("mcbcqen", &self.mcbcqen())
            .field("tacpqe", &self.tacpqe())
            .finish()
    }
}
impl W {
    ///Bits 0:2 - AVCPQ
    #[inline(always)]
    pub fn avcpq(&mut self) -> AVCPQ_W<MACRX_QC1Rrs> {
        AVCPQ_W::new(self, 0)
    }
    ///Bits 4:6 - AVPTPQ
    #[inline(always)]
    pub fn avptpq(&mut self) -> AVPTPQ_W<MACRX_QC1Rrs> {
        AVPTPQ_W::new(self, 4)
    }
    ///Bits 12:14 - UPQ
    #[inline(always)]
    pub fn upq(&mut self) -> UPQ_W<MACRX_QC1Rrs> {
        UPQ_W::new(self, 12)
    }
    ///Bits 16:18 - MCBCQ
    #[inline(always)]
    pub fn mcbcq(&mut self) -> MCBCQ_W<MACRX_QC1Rrs> {
        MCBCQ_W::new(self, 16)
    }
    ///Bit 20 - MCBCQEN
    #[inline(always)]
    pub fn mcbcqen(&mut self) -> MCBCQEN_W<MACRX_QC1Rrs> {
        MCBCQEN_W::new(self, 20)
    }
    ///Bit 21 - TACPQE
    #[inline(always)]
    pub fn tacpqe(&mut self) -> TACPQE_W<MACRX_QC1Rrs> {
        TACPQE_W::new(self, 21)
    }
}
/**The Receive Queue Control 1 register controls queue 1 management in the MAC receiver.

You can [`read`](crate::Reg::read) this register and get [`macrx_qc1r::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`macrx_qc1r::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP153.html#ETH_MAC_MMC:MACRxQC1R)*/
pub struct MACRX_QC1Rrs;
impl crate::RegisterSpec for MACRX_QC1Rrs {
    type Ux = u32;
}
///`read()` method returns [`macrx_qc1r::R`](R) reader structure
impl crate::Readable for MACRX_QC1Rrs {}
///`write(|w| ..)` method takes [`macrx_qc1r::W`](W) writer structure
impl crate::Writable for MACRX_QC1Rrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets MACRxQC1R to value 0
impl crate::Resettable for MACRX_QC1Rrs {}