stm32h7 0.16.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37

///Register `PIDR3` reader
pub type R = crate::R<PIDR3rs>;
///Field `CMOD` reader - Customer modified
pub type CMOD_R = crate::FieldReader;
///Field `REVAND` reader - Metal fix version
pub type REVAND_R = crate::FieldReader;
impl R {
    ///Bits 0:3 - Customer modified
    #[inline(always)]
    pub fn cmod(&self) -> CMOD_R {
        CMOD_R::new((self.bits & 0x0f) as u8)
    }
    ///Bits 4:7 - Metal fix version
    #[inline(always)]
    pub fn revand(&self) -> REVAND_R {
        REVAND_R::new(((self.bits >> 4) & 0x0f) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PIDR3")
            .field("cmod", &self.cmod())
            .field("revand", &self.revand())
            .finish()
    }
}
/**DBGMCU peripheral identity register 3

You can [`read`](crate::Reg::read) this register and get [`pidr3::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct PIDR3rs;
impl crate::RegisterSpec for PIDR3rs {
    type Ux = u32;
}
///`read()` method returns [`pidr3::R`](R) reader structure
impl crate::Readable for PIDR3rs {}
///`reset()` method sets PIDR3 to value 0
impl crate::Resettable for PIDR3rs {}