stm32h7 0.16.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37

///Register `PIDR1` reader
pub type R = crate::R<PIDR1rs>;
///Field `PARTNUM` reader - Part number field, bits \[11:8\]
pub type PARTNUM_R = crate::FieldReader;
///Field `JEP106ID` reader - JEP106 identity code field, bits \[3:0\]
pub type JEP106ID_R = crate::FieldReader;
impl R {
    ///Bits 0:3 - Part number field, bits \[11:8\]
    #[inline(always)]
    pub fn partnum(&self) -> PARTNUM_R {
        PARTNUM_R::new((self.bits & 0x0f) as u8)
    }
    ///Bits 4:7 - JEP106 identity code field, bits \[3:0\]
    #[inline(always)]
    pub fn jep106id(&self) -> JEP106ID_R {
        JEP106ID_R::new(((self.bits >> 4) & 0x0f) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PIDR1")
            .field("partnum", &self.partnum())
            .field("jep106id", &self.jep106id())
            .finish()
    }
}
/**DBGMCU peripheral identity register 1

You can [`read`](crate::Reg::read) this register and get [`pidr1::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct PIDR1rs;
impl crate::RegisterSpec for PIDR1rs {
    type Ux = u32;
}
///`read()` method returns [`pidr1::R`](R) reader structure
impl crate::Readable for PIDR1rs {}
///`reset()` method sets PIDR1 to value 0
impl crate::Resettable for PIDR1rs {}