rigless 0.1.0

Virtual hardware-in-the-loop runtime: run unmodified firmware on an emulated MCU with every peripheral, chip model and unit of virtual time in Rust, and a CPU core of its own that translates the firmware's instructions to host code
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138

// rigless svd from STM32F427.svd, sha256 5eb6bfd30833147f0cb93b74235b602f835fddd78d3795f67a5873804e80d414. Do not edit.
// Copyright (c) 2024 STMicroelectronics.
// SPDX-License-Identifier: Apache-2.0
//! Registers of `C_ADC` and the instances derived from it.

use rigless::soc::{Access, FieldSpec, Layout, ReadAction, RegisterSpec, Width, WriteModify};

/// The registers by name, where a variant's index is its row in [`REGISTERS`].
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum Register {
    /// `CSR` at offset `0x0`, resets to `0x0000_0000`, read-only.
    Csr = 0,
    /// `CCR` at offset `0x4`, resets to `0x0000_0000`, read-write.
    Ccr = 1,
    /// `CDR` at offset `0x8`, resets to `0x0000_0000`, read-only.
    Cdr = 2,
}

impl Register {
    /// Every register, in table order.
    pub const ALL: [Self; 3] = [Self::Csr, Self::Ccr, Self::Cdr];
}

impl Layout for Register {
    const REGISTERS: &'static [RegisterSpec] = &REGISTERS;
    fn from_index(index: usize) -> Option<Self> {
        Self::ALL.get(index).copied()
    }
    fn index(self) -> usize {
        self as usize
    }
}

/// The fields of `CSR`.
pub mod csr {
    use super::FieldSpec;
    /// `AWD1`, bit 0.
    pub const AWD1: &FieldSpec = &super::REGISTERS[0].fields[0];
    /// `EOC1`, bit 1.
    pub const EOC1: &FieldSpec = &super::REGISTERS[0].fields[1];
    /// `JEOC1`, bit 2.
    pub const JEOC1: &FieldSpec = &super::REGISTERS[0].fields[2];
    /// `JSTRT1`, bit 3.
    pub const JSTRT1: &FieldSpec = &super::REGISTERS[0].fields[3];
    /// `STRT1`, bit 4.
    pub const STRT1: &FieldSpec = &super::REGISTERS[0].fields[4];
    /// `OVR1`, bit 5.
    pub const OVR1: &FieldSpec = &super::REGISTERS[0].fields[5];
    /// `AWD2`, bit 8.
    pub const AWD2: &FieldSpec = &super::REGISTERS[0].fields[6];
    /// `EOC2`, bit 9.
    pub const EOC2: &FieldSpec = &super::REGISTERS[0].fields[7];
    /// `JEOC2`, bit 10.
    pub const JEOC2: &FieldSpec = &super::REGISTERS[0].fields[8];
    /// `JSTRT2`, bit 11.
    pub const JSTRT2: &FieldSpec = &super::REGISTERS[0].fields[9];
    /// `STRT2`, bit 12.
    pub const STRT2: &FieldSpec = &super::REGISTERS[0].fields[10];
    /// `OVR2`, bit 13.
    pub const OVR2: &FieldSpec = &super::REGISTERS[0].fields[11];
    /// `AWD3`, bit 16.
    pub const AWD3: &FieldSpec = &super::REGISTERS[0].fields[12];
    /// `EOC3`, bit 17.
    pub const EOC3: &FieldSpec = &super::REGISTERS[0].fields[13];
    /// `JEOC3`, bit 18.
    pub const JEOC3: &FieldSpec = &super::REGISTERS[0].fields[14];
    /// `JSTRT3`, bit 19.
    pub const JSTRT3: &FieldSpec = &super::REGISTERS[0].fields[15];
    /// `STRT3`, bit 20.
    pub const STRT3: &FieldSpec = &super::REGISTERS[0].fields[16];
    /// `OVR3`, bit 21.
    pub const OVR3: &FieldSpec = &super::REGISTERS[0].fields[17];
}

/// The fields of `CCR`.
pub mod ccr {
    use super::FieldSpec;
    /// `MULT`, bits 0..=4.
    pub const MULT: &FieldSpec = &super::REGISTERS[1].fields[0];
    /// `DELAY`, bits 8..=11.
    pub const DELAY: &FieldSpec = &super::REGISTERS[1].fields[1];
    /// `DDS`, bit 13.
    pub const DDS: &FieldSpec = &super::REGISTERS[1].fields[2];
    /// `DMA`, bits 14..=15.
    pub const DMA: &FieldSpec = &super::REGISTERS[1].fields[3];
    /// `ADCPRE`, bits 16..=17.
    pub const ADCPRE: &FieldSpec = &super::REGISTERS[1].fields[4];
    /// `VBATE`, bit 22.
    pub const VBATE: &FieldSpec = &super::REGISTERS[1].fields[5];
    /// `TSVREFE`, bit 23.
    pub const TSVREFE: &FieldSpec = &super::REGISTERS[1].fields[6];
}

/// The fields of `CDR`.
pub mod cdr {
    use super::FieldSpec;
    /// `DATA1`, bits 0..=15.
    pub const DATA1: &FieldSpec = &super::REGISTERS[2].fields[0];
    /// `DATA2`, bits 16..=31.
    pub const DATA2: &FieldSpec = &super::REGISTERS[2].fields[1];
}

/// The register table.
pub static REGISTERS: [RegisterSpec; 3] = [
    RegisterSpec { name: "CSR", offset: 0x0, width: Width::W32, reset: 0x0000_0000, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None, fields: &[
        FieldSpec { name: "AWD1", bit: 0, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "EOC1", bit: 1, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "JEOC1", bit: 2, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "JSTRT1", bit: 3, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "STRT1", bit: 4, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "OVR1", bit: 5, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "AWD2", bit: 8, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "EOC2", bit: 9, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "JEOC2", bit: 10, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "JSTRT2", bit: 11, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "STRT2", bit: 12, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "OVR2", bit: 13, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "AWD3", bit: 16, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "EOC3", bit: 17, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "JEOC3", bit: 18, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "JSTRT3", bit: 19, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "STRT3", bit: 20, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "OVR3", bit: 21, width: 1, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
    ] },
    RegisterSpec { name: "CCR", offset: 0x4, width: Width::W32, reset: 0x0000_0000, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None, fields: &[
        FieldSpec { name: "MULT", bit: 0, width: 5, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "DELAY", bit: 8, width: 4, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "DDS", bit: 13, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "DMA", bit: 14, width: 2, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "ADCPRE", bit: 16, width: 2, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "VBATE", bit: 22, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "TSVREFE", bit: 23, width: 1, access: Access::ReadWrite, read: ReadAction::None, write: WriteModify::None },
    ] },
    RegisterSpec { name: "CDR", offset: 0x8, width: Width::W32, reset: 0x0000_0000, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None, fields: &[
        FieldSpec { name: "DATA1", bit: 0, width: 16, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
        FieldSpec { name: "DATA2", bit: 16, width: 16, access: Access::ReadOnly, read: ReadAction::None, write: WriteModify::None },
    ] },
];