numr 0.5.2

High-performance numerical computing with multi-backend GPU acceleration (CPU/CUDA/WebGPU)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

// Auto-generated scatter_reduce_mean_div for f32

const WORKGROUP_SIZE: u32 = 256u;

struct MeanDivParams {
    n: u32,
    _pad0: u32,
    _pad1: u32,
    _pad2: u32,
}

@group(0) @binding(0) var<storage, read_write> mean_sum: array<f32>;
@group(0) @binding(1) var<storage, read_write> mean_count: array<u32>;
@group(0) @binding(2) var<storage, read_write> mean_output: array<f32>;
@group(0) @binding(3) var<uniform> mean_params: MeanDivParams;

@compute @workgroup_size(256)
fn scatter_reduce_mean_div_f32(@builtin(global_invocation_id) gid: vec3<u32>) {
    let idx = gid.x;
    if (idx >= mean_params.n) {
        return;
    }

    let c = mean_count[idx];
    if (c > 0u) {
        mean_output[idx] = mean_sum[idx] / f32(c);
    } else {
        mean_output[idx] = f32(0);
    }
}