esp32p4 0.2.0

Peripheral access crate for the ESP32-P4
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175

#[doc = "Register `PERI_CLK_CTRL03` reader"]
pub type R = crate::R<PERI_CLK_CTRL03_SPEC>;
#[doc = "Register `PERI_CLK_CTRL03` writer"]
pub type W = crate::W<PERI_CLK_CTRL03_SPEC>;
#[doc = "Field `MIPI_DSI_DPHY_CFG_CLK_EN` reader - Reserved"]
pub type MIPI_DSI_DPHY_CFG_CLK_EN_R = crate::BitReader;
#[doc = "Field `MIPI_DSI_DPHY_CFG_CLK_EN` writer - Reserved"]
pub type MIPI_DSI_DPHY_CFG_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MIPI_DSI_DPHY_PLL_REFCLK_EN` reader - Reserved"]
pub type MIPI_DSI_DPHY_PLL_REFCLK_EN_R = crate::BitReader;
#[doc = "Field `MIPI_DSI_DPHY_PLL_REFCLK_EN` writer - Reserved"]
pub type MIPI_DSI_DPHY_PLL_REFCLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MIPI_CSI_DPHY_CLK_SRC_SEL` reader - Reserved"]
pub type MIPI_CSI_DPHY_CLK_SRC_SEL_R = crate::FieldReader;
#[doc = "Field `MIPI_CSI_DPHY_CLK_SRC_SEL` writer - Reserved"]
pub type MIPI_CSI_DPHY_CLK_SRC_SEL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MIPI_CSI_DPHY_CFG_CLK_EN` reader - Reserved"]
pub type MIPI_CSI_DPHY_CFG_CLK_EN_R = crate::BitReader;
#[doc = "Field `MIPI_CSI_DPHY_CFG_CLK_EN` writer - Reserved"]
pub type MIPI_CSI_DPHY_CFG_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MIPI_DSI_DPICLK_SRC_SEL` reader - Reserved"]
pub type MIPI_DSI_DPICLK_SRC_SEL_R = crate::FieldReader;
#[doc = "Field `MIPI_DSI_DPICLK_SRC_SEL` writer - Reserved"]
pub type MIPI_DSI_DPICLK_SRC_SEL_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `MIPI_DSI_DPICLK_EN` reader - Reserved"]
pub type MIPI_DSI_DPICLK_EN_R = crate::BitReader;
#[doc = "Field `MIPI_DSI_DPICLK_EN` writer - Reserved"]
pub type MIPI_DSI_DPICLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MIPI_DSI_DPICLK_DIV_NUM` reader - Reserved"]
pub type MIPI_DSI_DPICLK_DIV_NUM_R = crate::FieldReader;
#[doc = "Field `MIPI_DSI_DPICLK_DIV_NUM` writer - Reserved"]
pub type MIPI_DSI_DPICLK_DIV_NUM_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
impl R {
    #[doc = "Bit 0 - Reserved"]
    #[inline(always)]
    pub fn mipi_dsi_dphy_cfg_clk_en(&self) -> MIPI_DSI_DPHY_CFG_CLK_EN_R {
        MIPI_DSI_DPHY_CFG_CLK_EN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Reserved"]
    #[inline(always)]
    pub fn mipi_dsi_dphy_pll_refclk_en(&self) -> MIPI_DSI_DPHY_PLL_REFCLK_EN_R {
        MIPI_DSI_DPHY_PLL_REFCLK_EN_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bits 2:3 - Reserved"]
    #[inline(always)]
    pub fn mipi_csi_dphy_clk_src_sel(&self) -> MIPI_CSI_DPHY_CLK_SRC_SEL_R {
        MIPI_CSI_DPHY_CLK_SRC_SEL_R::new(((self.bits >> 2) & 3) as u8)
    }
    #[doc = "Bit 4 - Reserved"]
    #[inline(always)]
    pub fn mipi_csi_dphy_cfg_clk_en(&self) -> MIPI_CSI_DPHY_CFG_CLK_EN_R {
        MIPI_CSI_DPHY_CFG_CLK_EN_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bits 5:6 - Reserved"]
    #[inline(always)]
    pub fn mipi_dsi_dpiclk_src_sel(&self) -> MIPI_DSI_DPICLK_SRC_SEL_R {
        MIPI_DSI_DPICLK_SRC_SEL_R::new(((self.bits >> 5) & 3) as u8)
    }
    #[doc = "Bit 7 - Reserved"]
    #[inline(always)]
    pub fn mipi_dsi_dpiclk_en(&self) -> MIPI_DSI_DPICLK_EN_R {
        MIPI_DSI_DPICLK_EN_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bits 8:15 - Reserved"]
    #[inline(always)]
    pub fn mipi_dsi_dpiclk_div_num(&self) -> MIPI_DSI_DPICLK_DIV_NUM_R {
        MIPI_DSI_DPICLK_DIV_NUM_R::new(((self.bits >> 8) & 0xff) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PERI_CLK_CTRL03")
            .field(
                "mipi_dsi_dphy_cfg_clk_en",
                &format_args!("{}", self.mipi_dsi_dphy_cfg_clk_en().bit()),
            )
            .field(
                "mipi_dsi_dphy_pll_refclk_en",
                &format_args!("{}", self.mipi_dsi_dphy_pll_refclk_en().bit()),
            )
            .field(
                "mipi_csi_dphy_clk_src_sel",
                &format_args!("{}", self.mipi_csi_dphy_clk_src_sel().bits()),
            )
            .field(
                "mipi_csi_dphy_cfg_clk_en",
                &format_args!("{}", self.mipi_csi_dphy_cfg_clk_en().bit()),
            )
            .field(
                "mipi_dsi_dpiclk_src_sel",
                &format_args!("{}", self.mipi_dsi_dpiclk_src_sel().bits()),
            )
            .field(
                "mipi_dsi_dpiclk_en",
                &format_args!("{}", self.mipi_dsi_dpiclk_en().bit()),
            )
            .field(
                "mipi_dsi_dpiclk_div_num",
                &format_args!("{}", self.mipi_dsi_dpiclk_div_num().bits()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<PERI_CLK_CTRL03_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bit 0 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn mipi_dsi_dphy_cfg_clk_en(&mut self) -> MIPI_DSI_DPHY_CFG_CLK_EN_W<PERI_CLK_CTRL03_SPEC> {
        MIPI_DSI_DPHY_CFG_CLK_EN_W::new(self, 0)
    }
    #[doc = "Bit 1 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn mipi_dsi_dphy_pll_refclk_en(
        &mut self,
    ) -> MIPI_DSI_DPHY_PLL_REFCLK_EN_W<PERI_CLK_CTRL03_SPEC> {
        MIPI_DSI_DPHY_PLL_REFCLK_EN_W::new(self, 1)
    }
    #[doc = "Bits 2:3 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn mipi_csi_dphy_clk_src_sel(
        &mut self,
    ) -> MIPI_CSI_DPHY_CLK_SRC_SEL_W<PERI_CLK_CTRL03_SPEC> {
        MIPI_CSI_DPHY_CLK_SRC_SEL_W::new(self, 2)
    }
    #[doc = "Bit 4 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn mipi_csi_dphy_cfg_clk_en(&mut self) -> MIPI_CSI_DPHY_CFG_CLK_EN_W<PERI_CLK_CTRL03_SPEC> {
        MIPI_CSI_DPHY_CFG_CLK_EN_W::new(self, 4)
    }
    #[doc = "Bits 5:6 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn mipi_dsi_dpiclk_src_sel(&mut self) -> MIPI_DSI_DPICLK_SRC_SEL_W<PERI_CLK_CTRL03_SPEC> {
        MIPI_DSI_DPICLK_SRC_SEL_W::new(self, 5)
    }
    #[doc = "Bit 7 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn mipi_dsi_dpiclk_en(&mut self) -> MIPI_DSI_DPICLK_EN_W<PERI_CLK_CTRL03_SPEC> {
        MIPI_DSI_DPICLK_EN_W::new(self, 7)
    }
    #[doc = "Bits 8:15 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn mipi_dsi_dpiclk_div_num(&mut self) -> MIPI_DSI_DPICLK_DIV_NUM_W<PERI_CLK_CTRL03_SPEC> {
        MIPI_DSI_DPICLK_DIV_NUM_W::new(self, 8)
    }
}
#[doc = "Reserved\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`peri_clk_ctrl03::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`peri_clk_ctrl03::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PERI_CLK_CTRL03_SPEC;
impl crate::RegisterSpec for PERI_CLK_CTRL03_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`peri_clk_ctrl03::R`](R) reader structure"]
impl crate::Readable for PERI_CLK_CTRL03_SPEC {}
#[doc = "`write(|w| ..)` method takes [`peri_clk_ctrl03::W`](W) writer structure"]
impl crate::Writable for PERI_CLK_CTRL03_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PERI_CLK_CTRL03 to value 0"]
impl crate::Resettable for PERI_CLK_CTRL03_SPEC {
    const RESET_VALUE: u32 = 0;
}