stm32mp1 0.16.0

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271

///Register `OTYPER` reader
pub type R = crate::R<OTYPERrs>;
///Register `OTYPER` writer
pub type W = crate::W<OTYPERrs>;
///Field `OT0` reader - OT0
pub type OT0_R = crate::BitReader;
///Field `OT0` writer - OT0
pub type OT0_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OT1` reader - OT1
pub type OT1_R = crate::BitReader;
///Field `OT1` writer - OT1
pub type OT1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OT2` reader - OT2
pub type OT2_R = crate::BitReader;
///Field `OT2` writer - OT2
pub type OT2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OT3` reader - OT3
pub type OT3_R = crate::BitReader;
///Field `OT3` writer - OT3
pub type OT3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OT4` reader - OT4
pub type OT4_R = crate::BitReader;
///Field `OT4` writer - OT4
pub type OT4_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OT5` reader - OT5
pub type OT5_R = crate::BitReader;
///Field `OT5` writer - OT5
pub type OT5_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OT6` reader - OT6
pub type OT6_R = crate::BitReader;
///Field `OT6` writer - OT6
pub type OT6_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OT7` reader - OT7
pub type OT7_R = crate::BitReader;
///Field `OT7` writer - OT7
pub type OT7_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OT8` reader - OT8
pub type OT8_R = crate::BitReader;
///Field `OT8` writer - OT8
pub type OT8_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OT9` reader - OT9
pub type OT9_R = crate::BitReader;
///Field `OT9` writer - OT9
pub type OT9_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OT10` reader - OT10
pub type OT10_R = crate::BitReader;
///Field `OT10` writer - OT10
pub type OT10_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OT11` reader - OT11
pub type OT11_R = crate::BitReader;
///Field `OT11` writer - OT11
pub type OT11_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OT12` reader - OT12
pub type OT12_R = crate::BitReader;
///Field `OT12` writer - OT12
pub type OT12_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OT13` reader - OT13
pub type OT13_R = crate::BitReader;
///Field `OT13` writer - OT13
pub type OT13_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OT14` reader - OT14
pub type OT14_R = crate::BitReader;
///Field `OT14` writer - OT14
pub type OT14_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OT15` reader - OT15
pub type OT15_R = crate::BitReader;
///Field `OT15` writer - OT15
pub type OT15_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - OT0
    #[inline(always)]
    pub fn ot0(&self) -> OT0_R {
        OT0_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - OT1
    #[inline(always)]
    pub fn ot1(&self) -> OT1_R {
        OT1_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - OT2
    #[inline(always)]
    pub fn ot2(&self) -> OT2_R {
        OT2_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - OT3
    #[inline(always)]
    pub fn ot3(&self) -> OT3_R {
        OT3_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - OT4
    #[inline(always)]
    pub fn ot4(&self) -> OT4_R {
        OT4_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - OT5
    #[inline(always)]
    pub fn ot5(&self) -> OT5_R {
        OT5_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - OT6
    #[inline(always)]
    pub fn ot6(&self) -> OT6_R {
        OT6_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - OT7
    #[inline(always)]
    pub fn ot7(&self) -> OT7_R {
        OT7_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - OT8
    #[inline(always)]
    pub fn ot8(&self) -> OT8_R {
        OT8_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - OT9
    #[inline(always)]
    pub fn ot9(&self) -> OT9_R {
        OT9_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - OT10
    #[inline(always)]
    pub fn ot10(&self) -> OT10_R {
        OT10_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - OT11
    #[inline(always)]
    pub fn ot11(&self) -> OT11_R {
        OT11_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - OT12
    #[inline(always)]
    pub fn ot12(&self) -> OT12_R {
        OT12_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - OT13
    #[inline(always)]
    pub fn ot13(&self) -> OT13_R {
        OT13_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - OT14
    #[inline(always)]
    pub fn ot14(&self) -> OT14_R {
        OT14_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - OT15
    #[inline(always)]
    pub fn ot15(&self) -> OT15_R {
        OT15_R::new(((self.bits >> 15) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OTYPER")
            .field("ot0", &self.ot0())
            .field("ot1", &self.ot1())
            .field("ot2", &self.ot2())
            .field("ot3", &self.ot3())
            .field("ot4", &self.ot4())
            .field("ot5", &self.ot5())
            .field("ot6", &self.ot6())
            .field("ot7", &self.ot7())
            .field("ot8", &self.ot8())
            .field("ot9", &self.ot9())
            .field("ot10", &self.ot10())
            .field("ot11", &self.ot11())
            .field("ot12", &self.ot12())
            .field("ot13", &self.ot13())
            .field("ot14", &self.ot14())
            .field("ot15", &self.ot15())
            .finish()
    }
}
impl W {
    ///Bit 0 - OT0
    #[inline(always)]
    pub fn ot0(&mut self) -> OT0_W<OTYPERrs> {
        OT0_W::new(self, 0)
    }
    ///Bit 1 - OT1
    #[inline(always)]
    pub fn ot1(&mut self) -> OT1_W<OTYPERrs> {
        OT1_W::new(self, 1)
    }
    ///Bit 2 - OT2
    #[inline(always)]
    pub fn ot2(&mut self) -> OT2_W<OTYPERrs> {
        OT2_W::new(self, 2)
    }
    ///Bit 3 - OT3
    #[inline(always)]
    pub fn ot3(&mut self) -> OT3_W<OTYPERrs> {
        OT3_W::new(self, 3)
    }
    ///Bit 4 - OT4
    #[inline(always)]
    pub fn ot4(&mut self) -> OT4_W<OTYPERrs> {
        OT4_W::new(self, 4)
    }
    ///Bit 5 - OT5
    #[inline(always)]
    pub fn ot5(&mut self) -> OT5_W<OTYPERrs> {
        OT5_W::new(self, 5)
    }
    ///Bit 6 - OT6
    #[inline(always)]
    pub fn ot6(&mut self) -> OT6_W<OTYPERrs> {
        OT6_W::new(self, 6)
    }
    ///Bit 7 - OT7
    #[inline(always)]
    pub fn ot7(&mut self) -> OT7_W<OTYPERrs> {
        OT7_W::new(self, 7)
    }
    ///Bit 8 - OT8
    #[inline(always)]
    pub fn ot8(&mut self) -> OT8_W<OTYPERrs> {
        OT8_W::new(self, 8)
    }
    ///Bit 9 - OT9
    #[inline(always)]
    pub fn ot9(&mut self) -> OT9_W<OTYPERrs> {
        OT9_W::new(self, 9)
    }
    ///Bit 10 - OT10
    #[inline(always)]
    pub fn ot10(&mut self) -> OT10_W<OTYPERrs> {
        OT10_W::new(self, 10)
    }
    ///Bit 11 - OT11
    #[inline(always)]
    pub fn ot11(&mut self) -> OT11_W<OTYPERrs> {
        OT11_W::new(self, 11)
    }
    ///Bit 12 - OT12
    #[inline(always)]
    pub fn ot12(&mut self) -> OT12_W<OTYPERrs> {
        OT12_W::new(self, 12)
    }
    ///Bit 13 - OT13
    #[inline(always)]
    pub fn ot13(&mut self) -> OT13_W<OTYPERrs> {
        OT13_W::new(self, 13)
    }
    ///Bit 14 - OT14
    #[inline(always)]
    pub fn ot14(&mut self) -> OT14_W<OTYPERrs> {
        OT14_W::new(self, 14)
    }
    ///Bit 15 - OT15
    #[inline(always)]
    pub fn ot15(&mut self) -> OT15_W<OTYPERrs> {
        OT15_W::new(self, 15)
    }
}
/**GPIO port output type register

You can [`read`](crate::Reg::read) this register and get [`otyper::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`otyper::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP157.html#GPIOE:OTYPER)*/
pub struct OTYPERrs;
impl crate::RegisterSpec for OTYPERrs {
    type Ux = u32;
}
///`read()` method returns [`otyper::R`](R) reader structure
impl crate::Readable for OTYPERrs {}
///`write(|w| ..)` method takes [`otyper::W`](W) writer structure
impl crate::Writable for OTYPERrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets OTYPER to value 0
impl crate::Resettable for OTYPERrs {}