stm32mp1 0.16.0

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271

///Register `OSPEEDR` reader
pub type R = crate::R<OSPEEDRrs>;
///Register `OSPEEDR` writer
pub type W = crate::W<OSPEEDRrs>;
///Field `OSPEEDR0` reader - OSPEEDR0
pub type OSPEEDR0_R = crate::FieldReader;
///Field `OSPEEDR0` writer - OSPEEDR0
pub type OSPEEDR0_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `OSPEEDR1` reader - OSPEEDR1
pub type OSPEEDR1_R = crate::FieldReader;
///Field `OSPEEDR1` writer - OSPEEDR1
pub type OSPEEDR1_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `OSPEEDR2` reader - OSPEEDR2
pub type OSPEEDR2_R = crate::FieldReader;
///Field `OSPEEDR2` writer - OSPEEDR2
pub type OSPEEDR2_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `OSPEEDR3` reader - OSPEEDR3
pub type OSPEEDR3_R = crate::FieldReader;
///Field `OSPEEDR3` writer - OSPEEDR3
pub type OSPEEDR3_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `OSPEEDR4` reader - OSPEEDR4
pub type OSPEEDR4_R = crate::FieldReader;
///Field `OSPEEDR4` writer - OSPEEDR4
pub type OSPEEDR4_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `OSPEEDR5` reader - OSPEEDR5
pub type OSPEEDR5_R = crate::FieldReader;
///Field `OSPEEDR5` writer - OSPEEDR5
pub type OSPEEDR5_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `OSPEEDR6` reader - OSPEEDR6
pub type OSPEEDR6_R = crate::FieldReader;
///Field `OSPEEDR6` writer - OSPEEDR6
pub type OSPEEDR6_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `OSPEEDR7` reader - OSPEEDR7
pub type OSPEEDR7_R = crate::FieldReader;
///Field `OSPEEDR7` writer - OSPEEDR7
pub type OSPEEDR7_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `OSPEEDR8` reader - OSPEEDR8
pub type OSPEEDR8_R = crate::FieldReader;
///Field `OSPEEDR8` writer - OSPEEDR8
pub type OSPEEDR8_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `OSPEEDR9` reader - OSPEEDR9
pub type OSPEEDR9_R = crate::FieldReader;
///Field `OSPEEDR9` writer - OSPEEDR9
pub type OSPEEDR9_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `OSPEEDR10` reader - OSPEEDR10
pub type OSPEEDR10_R = crate::FieldReader;
///Field `OSPEEDR10` writer - OSPEEDR10
pub type OSPEEDR10_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `OSPEEDR11` reader - OSPEEDR11
pub type OSPEEDR11_R = crate::FieldReader;
///Field `OSPEEDR11` writer - OSPEEDR11
pub type OSPEEDR11_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `OSPEEDR12` reader - OSPEEDR12
pub type OSPEEDR12_R = crate::FieldReader;
///Field `OSPEEDR12` writer - OSPEEDR12
pub type OSPEEDR12_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `OSPEEDR13` reader - OSPEEDR13
pub type OSPEEDR13_R = crate::FieldReader;
///Field `OSPEEDR13` writer - OSPEEDR13
pub type OSPEEDR13_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `OSPEEDR14` reader - OSPEEDR14
pub type OSPEEDR14_R = crate::FieldReader;
///Field `OSPEEDR14` writer - OSPEEDR14
pub type OSPEEDR14_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `OSPEEDR15` reader - OSPEEDR15
pub type OSPEEDR15_R = crate::FieldReader;
///Field `OSPEEDR15` writer - OSPEEDR15
pub type OSPEEDR15_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
impl R {
    ///Bits 0:1 - OSPEEDR0
    #[inline(always)]
    pub fn ospeedr0(&self) -> OSPEEDR0_R {
        OSPEEDR0_R::new((self.bits & 3) as u8)
    }
    ///Bits 2:3 - OSPEEDR1
    #[inline(always)]
    pub fn ospeedr1(&self) -> OSPEEDR1_R {
        OSPEEDR1_R::new(((self.bits >> 2) & 3) as u8)
    }
    ///Bits 4:5 - OSPEEDR2
    #[inline(always)]
    pub fn ospeedr2(&self) -> OSPEEDR2_R {
        OSPEEDR2_R::new(((self.bits >> 4) & 3) as u8)
    }
    ///Bits 6:7 - OSPEEDR3
    #[inline(always)]
    pub fn ospeedr3(&self) -> OSPEEDR3_R {
        OSPEEDR3_R::new(((self.bits >> 6) & 3) as u8)
    }
    ///Bits 8:9 - OSPEEDR4
    #[inline(always)]
    pub fn ospeedr4(&self) -> OSPEEDR4_R {
        OSPEEDR4_R::new(((self.bits >> 8) & 3) as u8)
    }
    ///Bits 10:11 - OSPEEDR5
    #[inline(always)]
    pub fn ospeedr5(&self) -> OSPEEDR5_R {
        OSPEEDR5_R::new(((self.bits >> 10) & 3) as u8)
    }
    ///Bits 12:13 - OSPEEDR6
    #[inline(always)]
    pub fn ospeedr6(&self) -> OSPEEDR6_R {
        OSPEEDR6_R::new(((self.bits >> 12) & 3) as u8)
    }
    ///Bits 14:15 - OSPEEDR7
    #[inline(always)]
    pub fn ospeedr7(&self) -> OSPEEDR7_R {
        OSPEEDR7_R::new(((self.bits >> 14) & 3) as u8)
    }
    ///Bits 16:17 - OSPEEDR8
    #[inline(always)]
    pub fn ospeedr8(&self) -> OSPEEDR8_R {
        OSPEEDR8_R::new(((self.bits >> 16) & 3) as u8)
    }
    ///Bits 18:19 - OSPEEDR9
    #[inline(always)]
    pub fn ospeedr9(&self) -> OSPEEDR9_R {
        OSPEEDR9_R::new(((self.bits >> 18) & 3) as u8)
    }
    ///Bits 20:21 - OSPEEDR10
    #[inline(always)]
    pub fn ospeedr10(&self) -> OSPEEDR10_R {
        OSPEEDR10_R::new(((self.bits >> 20) & 3) as u8)
    }
    ///Bits 22:23 - OSPEEDR11
    #[inline(always)]
    pub fn ospeedr11(&self) -> OSPEEDR11_R {
        OSPEEDR11_R::new(((self.bits >> 22) & 3) as u8)
    }
    ///Bits 24:25 - OSPEEDR12
    #[inline(always)]
    pub fn ospeedr12(&self) -> OSPEEDR12_R {
        OSPEEDR12_R::new(((self.bits >> 24) & 3) as u8)
    }
    ///Bits 26:27 - OSPEEDR13
    #[inline(always)]
    pub fn ospeedr13(&self) -> OSPEEDR13_R {
        OSPEEDR13_R::new(((self.bits >> 26) & 3) as u8)
    }
    ///Bits 28:29 - OSPEEDR14
    #[inline(always)]
    pub fn ospeedr14(&self) -> OSPEEDR14_R {
        OSPEEDR14_R::new(((self.bits >> 28) & 3) as u8)
    }
    ///Bits 30:31 - OSPEEDR15
    #[inline(always)]
    pub fn ospeedr15(&self) -> OSPEEDR15_R {
        OSPEEDR15_R::new(((self.bits >> 30) & 3) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OSPEEDR")
            .field("ospeedr0", &self.ospeedr0())
            .field("ospeedr1", &self.ospeedr1())
            .field("ospeedr2", &self.ospeedr2())
            .field("ospeedr3", &self.ospeedr3())
            .field("ospeedr4", &self.ospeedr4())
            .field("ospeedr5", &self.ospeedr5())
            .field("ospeedr6", &self.ospeedr6())
            .field("ospeedr7", &self.ospeedr7())
            .field("ospeedr8", &self.ospeedr8())
            .field("ospeedr9", &self.ospeedr9())
            .field("ospeedr10", &self.ospeedr10())
            .field("ospeedr11", &self.ospeedr11())
            .field("ospeedr12", &self.ospeedr12())
            .field("ospeedr13", &self.ospeedr13())
            .field("ospeedr14", &self.ospeedr14())
            .field("ospeedr15", &self.ospeedr15())
            .finish()
    }
}
impl W {
    ///Bits 0:1 - OSPEEDR0
    #[inline(always)]
    pub fn ospeedr0(&mut self) -> OSPEEDR0_W<OSPEEDRrs> {
        OSPEEDR0_W::new(self, 0)
    }
    ///Bits 2:3 - OSPEEDR1
    #[inline(always)]
    pub fn ospeedr1(&mut self) -> OSPEEDR1_W<OSPEEDRrs> {
        OSPEEDR1_W::new(self, 2)
    }
    ///Bits 4:5 - OSPEEDR2
    #[inline(always)]
    pub fn ospeedr2(&mut self) -> OSPEEDR2_W<OSPEEDRrs> {
        OSPEEDR2_W::new(self, 4)
    }
    ///Bits 6:7 - OSPEEDR3
    #[inline(always)]
    pub fn ospeedr3(&mut self) -> OSPEEDR3_W<OSPEEDRrs> {
        OSPEEDR3_W::new(self, 6)
    }
    ///Bits 8:9 - OSPEEDR4
    #[inline(always)]
    pub fn ospeedr4(&mut self) -> OSPEEDR4_W<OSPEEDRrs> {
        OSPEEDR4_W::new(self, 8)
    }
    ///Bits 10:11 - OSPEEDR5
    #[inline(always)]
    pub fn ospeedr5(&mut self) -> OSPEEDR5_W<OSPEEDRrs> {
        OSPEEDR5_W::new(self, 10)
    }
    ///Bits 12:13 - OSPEEDR6
    #[inline(always)]
    pub fn ospeedr6(&mut self) -> OSPEEDR6_W<OSPEEDRrs> {
        OSPEEDR6_W::new(self, 12)
    }
    ///Bits 14:15 - OSPEEDR7
    #[inline(always)]
    pub fn ospeedr7(&mut self) -> OSPEEDR7_W<OSPEEDRrs> {
        OSPEEDR7_W::new(self, 14)
    }
    ///Bits 16:17 - OSPEEDR8
    #[inline(always)]
    pub fn ospeedr8(&mut self) -> OSPEEDR8_W<OSPEEDRrs> {
        OSPEEDR8_W::new(self, 16)
    }
    ///Bits 18:19 - OSPEEDR9
    #[inline(always)]
    pub fn ospeedr9(&mut self) -> OSPEEDR9_W<OSPEEDRrs> {
        OSPEEDR9_W::new(self, 18)
    }
    ///Bits 20:21 - OSPEEDR10
    #[inline(always)]
    pub fn ospeedr10(&mut self) -> OSPEEDR10_W<OSPEEDRrs> {
        OSPEEDR10_W::new(self, 20)
    }
    ///Bits 22:23 - OSPEEDR11
    #[inline(always)]
    pub fn ospeedr11(&mut self) -> OSPEEDR11_W<OSPEEDRrs> {
        OSPEEDR11_W::new(self, 22)
    }
    ///Bits 24:25 - OSPEEDR12
    #[inline(always)]
    pub fn ospeedr12(&mut self) -> OSPEEDR12_W<OSPEEDRrs> {
        OSPEEDR12_W::new(self, 24)
    }
    ///Bits 26:27 - OSPEEDR13
    #[inline(always)]
    pub fn ospeedr13(&mut self) -> OSPEEDR13_W<OSPEEDRrs> {
        OSPEEDR13_W::new(self, 26)
    }
    ///Bits 28:29 - OSPEEDR14
    #[inline(always)]
    pub fn ospeedr14(&mut self) -> OSPEEDR14_W<OSPEEDRrs> {
        OSPEEDR14_W::new(self, 28)
    }
    ///Bits 30:31 - OSPEEDR15
    #[inline(always)]
    pub fn ospeedr15(&mut self) -> OSPEEDR15_W<OSPEEDRrs> {
        OSPEEDR15_W::new(self, 30)
    }
}
/**GPIO port output speed register

You can [`read`](crate::Reg::read) this register and get [`ospeedr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ospeedr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP157.html#GPIOE:OSPEEDR)*/
pub struct OSPEEDRrs;
impl crate::RegisterSpec for OSPEEDRrs {
    type Ux = u32;
}
///`read()` method returns [`ospeedr::R`](R) reader structure
impl crate::Readable for OSPEEDRrs {}
///`write(|w| ..)` method takes [`ospeedr::W`](W) writer structure
impl crate::Writable for OSPEEDRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets OSPEEDR to value 0
impl crate::Resettable for OSPEEDRrs {}