stm32mp1 0.16.0

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151

///Register `AFRH` reader
pub type R = crate::R<AFRHrs>;
///Register `AFRH` writer
pub type W = crate::W<AFRHrs>;
///Field `AFR8` reader - AFR8
pub type AFR8_R = crate::FieldReader;
///Field `AFR8` writer - AFR8
pub type AFR8_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `AFR9` reader - AFR9
pub type AFR9_R = crate::FieldReader;
///Field `AFR9` writer - AFR9
pub type AFR9_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `AFR10` reader - AFR10
pub type AFR10_R = crate::FieldReader;
///Field `AFR10` writer - AFR10
pub type AFR10_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `AFR11` reader - AFR11
pub type AFR11_R = crate::FieldReader;
///Field `AFR11` writer - AFR11
pub type AFR11_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `AFR12` reader - AFR12
pub type AFR12_R = crate::FieldReader;
///Field `AFR12` writer - AFR12
pub type AFR12_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `AFR13` reader - AFR13
pub type AFR13_R = crate::FieldReader;
///Field `AFR13` writer - AFR13
pub type AFR13_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `AFR14` reader - AFR14
pub type AFR14_R = crate::FieldReader;
///Field `AFR14` writer - AFR14
pub type AFR14_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `AFR15` reader - AFR15
pub type AFR15_R = crate::FieldReader;
///Field `AFR15` writer - AFR15
pub type AFR15_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
impl R {
    ///Bits 0:3 - AFR8
    #[inline(always)]
    pub fn afr8(&self) -> AFR8_R {
        AFR8_R::new((self.bits & 0x0f) as u8)
    }
    ///Bits 4:7 - AFR9
    #[inline(always)]
    pub fn afr9(&self) -> AFR9_R {
        AFR9_R::new(((self.bits >> 4) & 0x0f) as u8)
    }
    ///Bits 8:11 - AFR10
    #[inline(always)]
    pub fn afr10(&self) -> AFR10_R {
        AFR10_R::new(((self.bits >> 8) & 0x0f) as u8)
    }
    ///Bits 12:15 - AFR11
    #[inline(always)]
    pub fn afr11(&self) -> AFR11_R {
        AFR11_R::new(((self.bits >> 12) & 0x0f) as u8)
    }
    ///Bits 16:19 - AFR12
    #[inline(always)]
    pub fn afr12(&self) -> AFR12_R {
        AFR12_R::new(((self.bits >> 16) & 0x0f) as u8)
    }
    ///Bits 20:23 - AFR13
    #[inline(always)]
    pub fn afr13(&self) -> AFR13_R {
        AFR13_R::new(((self.bits >> 20) & 0x0f) as u8)
    }
    ///Bits 24:27 - AFR14
    #[inline(always)]
    pub fn afr14(&self) -> AFR14_R {
        AFR14_R::new(((self.bits >> 24) & 0x0f) as u8)
    }
    ///Bits 28:31 - AFR15
    #[inline(always)]
    pub fn afr15(&self) -> AFR15_R {
        AFR15_R::new(((self.bits >> 28) & 0x0f) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("AFRH")
            .field("afr8", &self.afr8())
            .field("afr9", &self.afr9())
            .field("afr10", &self.afr10())
            .field("afr11", &self.afr11())
            .field("afr12", &self.afr12())
            .field("afr13", &self.afr13())
            .field("afr14", &self.afr14())
            .field("afr15", &self.afr15())
            .finish()
    }
}
impl W {
    ///Bits 0:3 - AFR8
    #[inline(always)]
    pub fn afr8(&mut self) -> AFR8_W<AFRHrs> {
        AFR8_W::new(self, 0)
    }
    ///Bits 4:7 - AFR9
    #[inline(always)]
    pub fn afr9(&mut self) -> AFR9_W<AFRHrs> {
        AFR9_W::new(self, 4)
    }
    ///Bits 8:11 - AFR10
    #[inline(always)]
    pub fn afr10(&mut self) -> AFR10_W<AFRHrs> {
        AFR10_W::new(self, 8)
    }
    ///Bits 12:15 - AFR11
    #[inline(always)]
    pub fn afr11(&mut self) -> AFR11_W<AFRHrs> {
        AFR11_W::new(self, 12)
    }
    ///Bits 16:19 - AFR12
    #[inline(always)]
    pub fn afr12(&mut self) -> AFR12_W<AFRHrs> {
        AFR12_W::new(self, 16)
    }
    ///Bits 20:23 - AFR13
    #[inline(always)]
    pub fn afr13(&mut self) -> AFR13_W<AFRHrs> {
        AFR13_W::new(self, 20)
    }
    ///Bits 24:27 - AFR14
    #[inline(always)]
    pub fn afr14(&mut self) -> AFR14_W<AFRHrs> {
        AFR14_W::new(self, 24)
    }
    ///Bits 28:31 - AFR15
    #[inline(always)]
    pub fn afr15(&mut self) -> AFR15_W<AFRHrs> {
        AFR15_W::new(self, 28)
    }
}
/**GPIO alternate function high register

You can [`read`](crate::Reg::read) this register and get [`afrh::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`afrh::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP157.html#GPIOE:AFRH)*/
pub struct AFRHrs;
impl crate::RegisterSpec for AFRHrs {
    type Ux = u32;
}
///`read()` method returns [`afrh::R`](R) reader structure
impl crate::Readable for AFRHrs {}
///`write(|w| ..)` method takes [`afrh::W`](W) writer structure
impl crate::Writable for AFRHrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets AFRH to value 0
impl crate::Resettable for AFRHrs {}