stm32mp1 0.16.0

Device support crates for STM32MP1 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

///Register `RESP1R` reader
pub type R = crate::R<RESP1Rrs>;
///Field `CARDSTATUS1` reader - CARDSTATUS1
pub type CARDSTATUS1_R = crate::FieldReader<u32>;
impl R {
    ///Bits 0:31 - CARDSTATUS1
    #[inline(always)]
    pub fn cardstatus1(&self) -> CARDSTATUS1_R {
        CARDSTATUS1_R::new(self.bits)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RESP1R")
            .field("cardstatus1", &self.cardstatus1())
            .finish()
    }
}
/**The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response.

You can [`read`](crate::Reg::read) this register and get [`resp1r::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP153.html#SDMMC1:RESP1R)*/
pub struct RESP1Rrs;
impl crate::RegisterSpec for RESP1Rrs {
    type Ux = u32;
}
///`read()` method returns [`resp1r::R`](R) reader structure
impl crate::Readable for RESP1Rrs {}
///`reset()` method sets RESP1R to value 0
impl crate::Resettable for RESP1Rrs {}