stm32l5 0.16.0

Device support crates for STM32L5 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76

///Register `IER` reader
pub type R = crate::R<IERrs>;
///Register `IER` writer
pub type W = crate::W<IERrs>;
///Field `SEIE` reader - Security Error Interrupt Enable
pub type SEIE_R = crate::BitReader;
///Field `SEIE` writer - Security Error Interrupt Enable
pub type SEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `XONEIE` reader - XONEIE
pub type XONEIE_R = crate::BitReader;
///Field `XONEIE` writer - XONEIE
pub type XONEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `KEIE` reader - KEIE
pub type KEIE_R = crate::BitReader;
///Field `KEIE` writer - KEIE
pub type KEIE_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - Security Error Interrupt Enable
    #[inline(always)]
    pub fn seie(&self) -> SEIE_R {
        SEIE_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - XONEIE
    #[inline(always)]
    pub fn xoneie(&self) -> XONEIE_R {
        XONEIE_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - KEIE
    #[inline(always)]
    pub fn keie(&self) -> KEIE_R {
        KEIE_R::new(((self.bits >> 2) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IER")
            .field("seie", &self.seie())
            .field("xoneie", &self.xoneie())
            .field("keie", &self.keie())
            .finish()
    }
}
impl W {
    ///Bit 0 - Security Error Interrupt Enable
    #[inline(always)]
    pub fn seie(&mut self) -> SEIE_W<IERrs> {
        SEIE_W::new(self, 0)
    }
    ///Bit 1 - XONEIE
    #[inline(always)]
    pub fn xoneie(&mut self) -> XONEIE_W<IERrs> {
        XONEIE_W::new(self, 1)
    }
    ///Bit 2 - KEIE
    #[inline(always)]
    pub fn keie(&mut self) -> KEIE_W<IERrs> {
        KEIE_W::new(self, 2)
    }
}
/**OTFDEC interrupt enable register

You can [`read`](crate::Reg::read) this register and get [`ier::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ier::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L562.html#OTFDEC1:IER)*/
pub struct IERrs;
impl crate::RegisterSpec for IERrs {
    type Ux = u32;
}
///`read()` method returns [`ier::R`](R) reader structure
impl crate::Readable for IERrs {}
///`write(|w| ..)` method takes [`ier::W`](W) writer structure
impl crate::Writable for IERrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IER to value 0
impl crate::Resettable for IERrs {}