stm32l5 0.16.0

Device support crates for STM32L5 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316

///Register `RPR1` reader
pub type R = crate::R<RPR1rs>;
///Register `RPR1` writer
pub type W = crate::W<RPR1rs>;
///Field `RPIF0` reader - configurable event inputs x rising edge pending bit
pub type RPIF0_R = crate::BitReader;
///Field `RPIF0` writer - configurable event inputs x rising edge pending bit
pub type RPIF0_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF1` reader - configurable event inputs x rising edge pending bit
pub type RPIF1_R = crate::BitReader;
///Field `RPIF1` writer - configurable event inputs x rising edge pending bit
pub type RPIF1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF2` reader - configurable event inputs x rising edge pending bit
pub type RPIF2_R = crate::BitReader;
///Field `RPIF2` writer - configurable event inputs x rising edge pending bit
pub type RPIF2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF3` reader - configurable event inputs x rising edge pending bit
pub type RPIF3_R = crate::BitReader;
///Field `RPIF3` writer - configurable event inputs x rising edge pending bit
pub type RPIF3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF4` reader - configurable event inputs x rising edge pending bit
pub type RPIF4_R = crate::BitReader;
///Field `RPIF4` writer - configurable event inputs x rising edge pending bit
pub type RPIF4_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF5` reader - configurable event inputs x rising edge pending bit
pub type RPIF5_R = crate::BitReader;
///Field `RPIF5` writer - configurable event inputs x rising edge pending bit
pub type RPIF5_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF6` reader - configurable event inputs x rising edge pending bit
pub type RPIF6_R = crate::BitReader;
///Field `RPIF6` writer - configurable event inputs x rising edge pending bit
pub type RPIF6_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF7` reader - configurable event inputs x rising edge pending bit
pub type RPIF7_R = crate::BitReader;
///Field `RPIF7` writer - configurable event inputs x rising edge pending bit
pub type RPIF7_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF8` reader - configurable event inputs x rising edge pending bit
pub type RPIF8_R = crate::BitReader;
///Field `RPIF8` writer - configurable event inputs x rising edge pending bit
pub type RPIF8_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF9` reader - configurable event inputs x rising edge pending bit
pub type RPIF9_R = crate::BitReader;
///Field `RPIF9` writer - configurable event inputs x rising edge pending bit
pub type RPIF9_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF10` reader - configurable event inputs x rising edge pending bit
pub type RPIF10_R = crate::BitReader;
///Field `RPIF10` writer - configurable event inputs x rising edge pending bit
pub type RPIF10_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF11` reader - configurable event inputs x rising edge pending bit
pub type RPIF11_R = crate::BitReader;
///Field `RPIF11` writer - configurable event inputs x rising edge pending bit
pub type RPIF11_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF12` reader - configurable event inputs x rising edge pending bit
pub type RPIF12_R = crate::BitReader;
///Field `RPIF12` writer - configurable event inputs x rising edge pending bit
pub type RPIF12_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF13` reader - configurable event inputs x rising edge pending bit
pub type RPIF13_R = crate::BitReader;
///Field `RPIF13` writer - configurable event inputs x rising edge pending bit
pub type RPIF13_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF14` reader - configurable event inputs x rising edge pending bit
pub type RPIF14_R = crate::BitReader;
///Field `RPIF14` writer - configurable event inputs x rising edge pending bit
pub type RPIF14_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF15` reader - configurable event inputs x rising edge pending bit
pub type RPIF15_R = crate::BitReader;
///Field `RPIF15` writer - configurable event inputs x rising edge pending bit
pub type RPIF15_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF16` reader - configurable event inputs x rising edge pending bit
pub type RPIF16_R = crate::BitReader;
///Field `RPIF16` writer - configurable event inputs x rising edge pending bit
pub type RPIF16_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF21` reader - configurable event inputs x rising edge pending bit
pub type RPIF21_R = crate::BitReader;
///Field `RPIF21` writer - configurable event inputs x rising edge pending bit
pub type RPIF21_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RPIF22` reader - configurable event inputs x rising edge pending bit
pub type RPIF22_R = crate::BitReader;
///Field `RPIF22` writer - configurable event inputs x rising edge pending bit
pub type RPIF22_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif0(&self) -> RPIF0_R {
        RPIF0_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif1(&self) -> RPIF1_R {
        RPIF1_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif2(&self) -> RPIF2_R {
        RPIF2_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif3(&self) -> RPIF3_R {
        RPIF3_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif4(&self) -> RPIF4_R {
        RPIF4_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif5(&self) -> RPIF5_R {
        RPIF5_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif6(&self) -> RPIF6_R {
        RPIF6_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif7(&self) -> RPIF7_R {
        RPIF7_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif8(&self) -> RPIF8_R {
        RPIF8_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif9(&self) -> RPIF9_R {
        RPIF9_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif10(&self) -> RPIF10_R {
        RPIF10_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif11(&self) -> RPIF11_R {
        RPIF11_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif12(&self) -> RPIF12_R {
        RPIF12_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif13(&self) -> RPIF13_R {
        RPIF13_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif14(&self) -> RPIF14_R {
        RPIF14_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif15(&self) -> RPIF15_R {
        RPIF15_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif16(&self) -> RPIF16_R {
        RPIF16_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 21 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif21(&self) -> RPIF21_R {
        RPIF21_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif22(&self) -> RPIF22_R {
        RPIF22_R::new(((self.bits >> 22) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RPR1")
            .field("rpif0", &self.rpif0())
            .field("rpif1", &self.rpif1())
            .field("rpif2", &self.rpif2())
            .field("rpif3", &self.rpif3())
            .field("rpif4", &self.rpif4())
            .field("rpif5", &self.rpif5())
            .field("rpif6", &self.rpif6())
            .field("rpif7", &self.rpif7())
            .field("rpif8", &self.rpif8())
            .field("rpif9", &self.rpif9())
            .field("rpif10", &self.rpif10())
            .field("rpif11", &self.rpif11())
            .field("rpif12", &self.rpif12())
            .field("rpif13", &self.rpif13())
            .field("rpif14", &self.rpif14())
            .field("rpif15", &self.rpif15())
            .field("rpif16", &self.rpif16())
            .field("rpif21", &self.rpif21())
            .field("rpif22", &self.rpif22())
            .finish()
    }
}
impl W {
    ///Bit 0 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif0(&mut self) -> RPIF0_W<RPR1rs> {
        RPIF0_W::new(self, 0)
    }
    ///Bit 1 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif1(&mut self) -> RPIF1_W<RPR1rs> {
        RPIF1_W::new(self, 1)
    }
    ///Bit 2 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif2(&mut self) -> RPIF2_W<RPR1rs> {
        RPIF2_W::new(self, 2)
    }
    ///Bit 3 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif3(&mut self) -> RPIF3_W<RPR1rs> {
        RPIF3_W::new(self, 3)
    }
    ///Bit 4 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif4(&mut self) -> RPIF4_W<RPR1rs> {
        RPIF4_W::new(self, 4)
    }
    ///Bit 5 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif5(&mut self) -> RPIF5_W<RPR1rs> {
        RPIF5_W::new(self, 5)
    }
    ///Bit 6 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif6(&mut self) -> RPIF6_W<RPR1rs> {
        RPIF6_W::new(self, 6)
    }
    ///Bit 7 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif7(&mut self) -> RPIF7_W<RPR1rs> {
        RPIF7_W::new(self, 7)
    }
    ///Bit 8 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif8(&mut self) -> RPIF8_W<RPR1rs> {
        RPIF8_W::new(self, 8)
    }
    ///Bit 9 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif9(&mut self) -> RPIF9_W<RPR1rs> {
        RPIF9_W::new(self, 9)
    }
    ///Bit 10 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif10(&mut self) -> RPIF10_W<RPR1rs> {
        RPIF10_W::new(self, 10)
    }
    ///Bit 11 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif11(&mut self) -> RPIF11_W<RPR1rs> {
        RPIF11_W::new(self, 11)
    }
    ///Bit 12 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif12(&mut self) -> RPIF12_W<RPR1rs> {
        RPIF12_W::new(self, 12)
    }
    ///Bit 13 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif13(&mut self) -> RPIF13_W<RPR1rs> {
        RPIF13_W::new(self, 13)
    }
    ///Bit 14 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif14(&mut self) -> RPIF14_W<RPR1rs> {
        RPIF14_W::new(self, 14)
    }
    ///Bit 15 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif15(&mut self) -> RPIF15_W<RPR1rs> {
        RPIF15_W::new(self, 15)
    }
    ///Bit 16 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif16(&mut self) -> RPIF16_W<RPR1rs> {
        RPIF16_W::new(self, 16)
    }
    ///Bit 21 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif21(&mut self) -> RPIF21_W<RPR1rs> {
        RPIF21_W::new(self, 21)
    }
    ///Bit 22 - configurable event inputs x rising edge pending bit
    #[inline(always)]
    pub fn rpif22(&mut self) -> RPIF22_W<RPR1rs> {
        RPIF22_W::new(self, 22)
    }
}
/**EXTI rising edge pending register

You can [`read`](crate::Reg::read) this register and get [`rpr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`rpr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L562.html#EXTI:RPR1)*/
pub struct RPR1rs;
impl crate::RegisterSpec for RPR1rs {
    type Ux = u32;
}
///`read()` method returns [`rpr1::R`](R) reader structure
impl crate::Readable for RPR1rs {}
///`write(|w| ..)` method takes [`rpr1::W`](W) writer structure
impl crate::Writable for RPR1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets RPR1 to value 0
impl crate::Resettable for RPR1rs {}