stm32l5 0.16.0

Device support crates for STM32L5 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316

///Register `FPR1` reader
pub type R = crate::R<FPR1rs>;
///Register `FPR1` writer
pub type W = crate::W<FPR1rs>;
///Field `FPIF0` reader - configurable event inputs x falling edge pending bit.
pub type FPIF0_R = crate::BitReader;
///Field `FPIF0` writer - configurable event inputs x falling edge pending bit.
pub type FPIF0_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF1` reader - configurable event inputs x falling edge pending bit.
pub type FPIF1_R = crate::BitReader;
///Field `FPIF1` writer - configurable event inputs x falling edge pending bit.
pub type FPIF1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF2` reader - configurable event inputs x falling edge pending bit.
pub type FPIF2_R = crate::BitReader;
///Field `FPIF2` writer - configurable event inputs x falling edge pending bit.
pub type FPIF2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF3` reader - configurable event inputs x falling edge pending bit.
pub type FPIF3_R = crate::BitReader;
///Field `FPIF3` writer - configurable event inputs x falling edge pending bit.
pub type FPIF3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF4` reader - configurable event inputs x falling edge pending bit.
pub type FPIF4_R = crate::BitReader;
///Field `FPIF4` writer - configurable event inputs x falling edge pending bit.
pub type FPIF4_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF5` reader - configurable event inputs x falling edge pending bit.
pub type FPIF5_R = crate::BitReader;
///Field `FPIF5` writer - configurable event inputs x falling edge pending bit.
pub type FPIF5_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF6` reader - configurable event inputs x falling edge pending bit.
pub type FPIF6_R = crate::BitReader;
///Field `FPIF6` writer - configurable event inputs x falling edge pending bit.
pub type FPIF6_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF7` reader - configurable event inputs x falling edge pending bit.
pub type FPIF7_R = crate::BitReader;
///Field `FPIF7` writer - configurable event inputs x falling edge pending bit.
pub type FPIF7_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF8` reader - configurable event inputs x falling edge pending bit.
pub type FPIF8_R = crate::BitReader;
///Field `FPIF8` writer - configurable event inputs x falling edge pending bit.
pub type FPIF8_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF9` reader - configurable event inputs x falling edge pending bit.
pub type FPIF9_R = crate::BitReader;
///Field `FPIF9` writer - configurable event inputs x falling edge pending bit.
pub type FPIF9_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF10` reader - configurable event inputs x falling edge pending bit.
pub type FPIF10_R = crate::BitReader;
///Field `FPIF10` writer - configurable event inputs x falling edge pending bit.
pub type FPIF10_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF11` reader - configurable event inputs x falling edge pending bit.
pub type FPIF11_R = crate::BitReader;
///Field `FPIF11` writer - configurable event inputs x falling edge pending bit.
pub type FPIF11_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF12` reader - configurable event inputs x falling edge pending bit.
pub type FPIF12_R = crate::BitReader;
///Field `FPIF12` writer - configurable event inputs x falling edge pending bit.
pub type FPIF12_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF13` reader - configurable event inputs x falling edge pending bit.
pub type FPIF13_R = crate::BitReader;
///Field `FPIF13` writer - configurable event inputs x falling edge pending bit.
pub type FPIF13_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF14` reader - configurable event inputs x falling edge pending bit.
pub type FPIF14_R = crate::BitReader;
///Field `FPIF14` writer - configurable event inputs x falling edge pending bit.
pub type FPIF14_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF15` reader - configurable event inputs x falling edge pending bit.
pub type FPIF15_R = crate::BitReader;
///Field `FPIF15` writer - configurable event inputs x falling edge pending bit.
pub type FPIF15_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF16` reader - configurable event inputs x falling edge pending bit.
pub type FPIF16_R = crate::BitReader;
///Field `FPIF16` writer - configurable event inputs x falling edge pending bit.
pub type FPIF16_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF21` reader - configurable event inputs x falling edge pending bit.
pub type FPIF21_R = crate::BitReader;
///Field `FPIF21` writer - configurable event inputs x falling edge pending bit.
pub type FPIF21_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FPIF22` reader - configurable event inputs x falling edge pending bit.
pub type FPIF22_R = crate::BitReader;
///Field `FPIF22` writer - configurable event inputs x falling edge pending bit.
pub type FPIF22_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif0(&self) -> FPIF0_R {
        FPIF0_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif1(&self) -> FPIF1_R {
        FPIF1_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif2(&self) -> FPIF2_R {
        FPIF2_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif3(&self) -> FPIF3_R {
        FPIF3_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif4(&self) -> FPIF4_R {
        FPIF4_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif5(&self) -> FPIF5_R {
        FPIF5_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif6(&self) -> FPIF6_R {
        FPIF6_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif7(&self) -> FPIF7_R {
        FPIF7_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif8(&self) -> FPIF8_R {
        FPIF8_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif9(&self) -> FPIF9_R {
        FPIF9_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif10(&self) -> FPIF10_R {
        FPIF10_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif11(&self) -> FPIF11_R {
        FPIF11_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif12(&self) -> FPIF12_R {
        FPIF12_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif13(&self) -> FPIF13_R {
        FPIF13_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif14(&self) -> FPIF14_R {
        FPIF14_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif15(&self) -> FPIF15_R {
        FPIF15_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif16(&self) -> FPIF16_R {
        FPIF16_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 21 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif21(&self) -> FPIF21_R {
        FPIF21_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif22(&self) -> FPIF22_R {
        FPIF22_R::new(((self.bits >> 22) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FPR1")
            .field("fpif0", &self.fpif0())
            .field("fpif1", &self.fpif1())
            .field("fpif2", &self.fpif2())
            .field("fpif3", &self.fpif3())
            .field("fpif4", &self.fpif4())
            .field("fpif5", &self.fpif5())
            .field("fpif6", &self.fpif6())
            .field("fpif7", &self.fpif7())
            .field("fpif8", &self.fpif8())
            .field("fpif9", &self.fpif9())
            .field("fpif10", &self.fpif10())
            .field("fpif11", &self.fpif11())
            .field("fpif12", &self.fpif12())
            .field("fpif13", &self.fpif13())
            .field("fpif14", &self.fpif14())
            .field("fpif15", &self.fpif15())
            .field("fpif16", &self.fpif16())
            .field("fpif21", &self.fpif21())
            .field("fpif22", &self.fpif22())
            .finish()
    }
}
impl W {
    ///Bit 0 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif0(&mut self) -> FPIF0_W<FPR1rs> {
        FPIF0_W::new(self, 0)
    }
    ///Bit 1 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif1(&mut self) -> FPIF1_W<FPR1rs> {
        FPIF1_W::new(self, 1)
    }
    ///Bit 2 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif2(&mut self) -> FPIF2_W<FPR1rs> {
        FPIF2_W::new(self, 2)
    }
    ///Bit 3 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif3(&mut self) -> FPIF3_W<FPR1rs> {
        FPIF3_W::new(self, 3)
    }
    ///Bit 4 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif4(&mut self) -> FPIF4_W<FPR1rs> {
        FPIF4_W::new(self, 4)
    }
    ///Bit 5 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif5(&mut self) -> FPIF5_W<FPR1rs> {
        FPIF5_W::new(self, 5)
    }
    ///Bit 6 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif6(&mut self) -> FPIF6_W<FPR1rs> {
        FPIF6_W::new(self, 6)
    }
    ///Bit 7 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif7(&mut self) -> FPIF7_W<FPR1rs> {
        FPIF7_W::new(self, 7)
    }
    ///Bit 8 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif8(&mut self) -> FPIF8_W<FPR1rs> {
        FPIF8_W::new(self, 8)
    }
    ///Bit 9 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif9(&mut self) -> FPIF9_W<FPR1rs> {
        FPIF9_W::new(self, 9)
    }
    ///Bit 10 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif10(&mut self) -> FPIF10_W<FPR1rs> {
        FPIF10_W::new(self, 10)
    }
    ///Bit 11 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif11(&mut self) -> FPIF11_W<FPR1rs> {
        FPIF11_W::new(self, 11)
    }
    ///Bit 12 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif12(&mut self) -> FPIF12_W<FPR1rs> {
        FPIF12_W::new(self, 12)
    }
    ///Bit 13 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif13(&mut self) -> FPIF13_W<FPR1rs> {
        FPIF13_W::new(self, 13)
    }
    ///Bit 14 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif14(&mut self) -> FPIF14_W<FPR1rs> {
        FPIF14_W::new(self, 14)
    }
    ///Bit 15 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif15(&mut self) -> FPIF15_W<FPR1rs> {
        FPIF15_W::new(self, 15)
    }
    ///Bit 16 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif16(&mut self) -> FPIF16_W<FPR1rs> {
        FPIF16_W::new(self, 16)
    }
    ///Bit 21 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif21(&mut self) -> FPIF21_W<FPR1rs> {
        FPIF21_W::new(self, 21)
    }
    ///Bit 22 - configurable event inputs x falling edge pending bit.
    #[inline(always)]
    pub fn fpif22(&mut self) -> FPIF22_W<FPR1rs> {
        FPIF22_W::new(self, 22)
    }
}
/**EXTI falling edge pending register

You can [`read`](crate::Reg::read) this register and get [`fpr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`fpr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L562.html#EXTI:FPR1)*/
pub struct FPR1rs;
impl crate::RegisterSpec for FPR1rs {
    type Ux = u32;
}
///`read()` method returns [`fpr1::R`](R) reader structure
impl crate::Readable for FPR1rs {}
///`write(|w| ..)` method takes [`fpr1::W`](W) writer structure
impl crate::Writable for FPR1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets FPR1 to value 0
impl crate::Resettable for FPR1rs {}