1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
///Register `TXBCIE` reader
pub type R = crate::R<TXBCIErs>;
///Register `TXBCIE` writer
pub type W = crate::W<TXBCIErs>;
///Field `CFIE` reader - Cancellation finished interrupt enable. Each Tx buffer has its own CFIE bit.
pub type CFIE_R = crate::FieldReader;
///Field `CFIE` writer - Cancellation finished interrupt enable. Each Tx buffer has its own CFIE bit.
pub type CFIE_W<'a, REG> = crate::FieldWriter<'a, REG, 3>;
impl R {
///Bits 0:2 - Cancellation finished interrupt enable. Each Tx buffer has its own CFIE bit.
#[inline(always)]
pub fn cfie(&self) -> CFIE_R {
CFIE_R::new((self.bits & 7) as u8)
}
}
impl core::fmt::Debug for R {
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
f.debug_struct("TXBCIE").field("cfie", &self.cfie()).finish()
}
}
impl W {
///Bits 0:2 - Cancellation finished interrupt enable. Each Tx buffer has its own CFIE bit.
#[inline(always)]
pub fn cfie(&mut self) -> CFIE_W<TXBCIErs> {
CFIE_W::new(self, 0)
}
}
/**FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register
You can [`read`](crate::Reg::read) this register and get [`txbcie::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`txbcie::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct TXBCIErs;
impl crate::RegisterSpec for TXBCIErs {
type Ux = u32;
}
///`read()` method returns [`txbcie::R`](R) reader structure
impl crate::Readable for TXBCIErs {}
///`write(|w| ..)` method takes [`txbcie::W`](W) writer structure
impl crate::Writable for TXBCIErs {
type Safety = crate::Unsafe;
}
///`reset()` method sets TXBCIE to value 0
impl crate::Resettable for TXBCIErs {}