stm32h7 0.16.0

Device support crates for STM32H7 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

///Register `TOCV` reader
pub type R = crate::R<TOCVrs>;
///Register `TOCV` writer
pub type W = crate::W<TOCVrs>;
///Field `TOC` reader - Timeout counter The timeout counter is decremented in multiples of CAN bit times \[1..16\] depending on the configuration of TSCC.TCP. When decremented to 0, interrupt flag IR.TOO is set and the timeout counter is stopped. Start and reset/restart conditions are configured via TOCC.TOS.
pub type TOC_R = crate::FieldReader<u16>;
///Field `TOC` writer - Timeout counter The timeout counter is decremented in multiples of CAN bit times \[1..16\] depending on the configuration of TSCC.TCP. When decremented to 0, interrupt flag IR.TOO is set and the timeout counter is stopped. Start and reset/restart conditions are configured via TOCC.TOS.
pub type TOC_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
impl R {
    ///Bits 0:15 - Timeout counter The timeout counter is decremented in multiples of CAN bit times \[1..16\] depending on the configuration of TSCC.TCP. When decremented to 0, interrupt flag IR.TOO is set and the timeout counter is stopped. Start and reset/restart conditions are configured via TOCC.TOS.
    #[inline(always)]
    pub fn toc(&self) -> TOC_R {
        TOC_R::new((self.bits & 0xffff) as u16)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TOCV").field("toc", &self.toc()).finish()
    }
}
impl W {
    ///Bits 0:15 - Timeout counter The timeout counter is decremented in multiples of CAN bit times \[1..16\] depending on the configuration of TSCC.TCP. When decremented to 0, interrupt flag IR.TOO is set and the timeout counter is stopped. Start and reset/restart conditions are configured via TOCC.TOS.
    #[inline(always)]
    pub fn toc(&mut self) -> TOC_W<TOCVrs> {
        TOC_W::new(self, 0)
    }
}
/**FDCAN Timeout Counter Value Register

You can [`read`](crate::Reg::read) this register and get [`tocv::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`tocv::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct TOCVrs;
impl crate::RegisterSpec for TOCVrs {
    type Ux = u32;
}
///`read()` method returns [`tocv::R`](R) reader structure
impl crate::Readable for TOCVrs {}
///`write(|w| ..)` method takes [`tocv::W`](W) writer structure
impl crate::Writable for TOCVrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets TOCV to value 0xffff
impl crate::Resettable for TOCVrs {
    const RESET_VALUE: u32 = 0xffff;
}