singe-npp 0.1.0-alpha.8

Safe Rust wrappers for NVIDIA Performance Primitives library (NPP).
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95

use crate::{
    context::StreamContext,
    error::Result,
    image::{
        threshold as npp_threshold,
        view::{AC4, C1, C3, ImageView, ImageViewMut},
    },
};

use super::super::{
    ImagePipeline,
    threshold_dispatch::{LessGreaterValueThresholdImage, PackedLessGreaterValueThresholdImage},
};

#[macro_use]
#[path = "threshold_less_greater_value_dispatch_macros.rs"]
mod macros;

impl_less_greater_value_threshold_image!(
    u8,
    npp_threshold::threshold_less_greater_value_u8_c1,
    npp_threshold::threshold_less_greater_value_u8_c1_in_place
);
impl_less_greater_value_threshold_image!(
    u16,
    npp_threshold::threshold_less_greater_value_u16_c1,
    npp_threshold::threshold_less_greater_value_u16_c1_in_place
);
impl_less_greater_value_threshold_image!(
    i16,
    npp_threshold::threshold_less_greater_value_i16_c1,
    npp_threshold::threshold_less_greater_value_i16_c1_in_place
);
impl_less_greater_value_threshold_image!(
    f32,
    npp_threshold::threshold_less_greater_value_f32_c1,
    npp_threshold::threshold_less_greater_value_f32_c1_in_place
);

impl_packed_less_greater_value_threshold_image!(
    u8,
    C3,
    3,
    npp_threshold::threshold_less_greater_value_u8_c3,
    npp_threshold::threshold_less_greater_value_u8_c3_in_place
);
impl_packed_less_greater_value_threshold_image!(
    u8,
    AC4,
    3,
    npp_threshold::threshold_less_greater_value_u8_ac4,
    npp_threshold::threshold_less_greater_value_u8_ac4_in_place
);
impl_packed_less_greater_value_threshold_image!(
    u16,
    C3,
    3,
    npp_threshold::threshold_less_greater_value_u16_c3,
    npp_threshold::threshold_less_greater_value_u16_c3_in_place
);
impl_packed_less_greater_value_threshold_image!(
    u16,
    AC4,
    3,
    npp_threshold::threshold_less_greater_value_u16_ac4,
    npp_threshold::threshold_less_greater_value_u16_ac4_in_place
);
impl_packed_less_greater_value_threshold_image!(
    i16,
    C3,
    3,
    npp_threshold::threshold_less_greater_value_i16_c3,
    npp_threshold::threshold_less_greater_value_i16_c3_in_place
);
impl_packed_less_greater_value_threshold_image!(
    i16,
    AC4,
    3,
    npp_threshold::threshold_less_greater_value_i16_ac4,
    npp_threshold::threshold_less_greater_value_i16_ac4_in_place
);
impl_packed_less_greater_value_threshold_image!(
    f32,
    C3,
    3,
    npp_threshold::threshold_less_greater_value_f32_c3,
    npp_threshold::threshold_less_greater_value_f32_c3_in_place
);
impl_packed_less_greater_value_threshold_image!(
    f32,
    AC4,
    3,
    npp_threshold::threshold_less_greater_value_f32_ac4,
    npp_threshold::threshold_less_greater_value_f32_ac4_in_place
);