riscv 0.16.0

Low level access to RISC-V processors
Documentation
1
2
3
4
5
6
7
8
//! mimpid register

read_only_csr! {
    /// `mimpid` register
    Mimpid: 0xF13,
    mask: 0xffff_ffff,
    sentinel: 0,
}