riscv 0.16.0

Low level access to RISC-V processors
Documentation
1
2
3
4
5
6
//! mcycle register

read_csr_as_usize!(0xB00);
write_csr_as_usize!(0xB00);
read_composite_csr!(super::mcycleh::read(), read());
write_composite_csr!(super::mcycleh::write, write);