open-vaf 0.4.2

A compiler frontend for VerilogA aimed predominently at compact modelling
Documentation
1
2
3
4
5
module test;
    analog begin
        x = 32/y;
    end
endmodule