mcxa-pac 0.3.0

Peripheral Access Crate for MCXA256 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102

#[doc = "Register `MRCC_OSTIMER0_CLKSEL` reader"]
pub type R = crate::R<MrccOstimer0ClkselSpec>;
#[doc = "Register `MRCC_OSTIMER0_CLKSEL` writer"]
pub type W = crate::W<MrccOstimer0ClkselSpec>;
#[doc = "Functional Clock Mux Select\n\nValue on reset: 3"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum Mux {
    #[doc = "0: CLK_16K"]
    Clkroot16k = 0,
    #[doc = "2: CLK_1M"]
    Clkroot1m = 2,
}
impl From<Mux> for u8 {
    #[inline(always)]
    fn from(variant: Mux) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for Mux {
    type Ux = u8;
}
impl crate::IsEnum for Mux {}
#[doc = "Field `MUX` reader - Functional Clock Mux Select"]
pub type MuxR = crate::FieldReader<Mux>;
impl MuxR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Option<Mux> {
        match self.bits {
            0 => Some(Mux::Clkroot16k),
            2 => Some(Mux::Clkroot1m),
            _ => None,
        }
    }
    #[doc = "CLK_16K"]
    #[inline(always)]
    pub fn is_clkroot_16k(&self) -> bool {
        *self == Mux::Clkroot16k
    }
    #[doc = "CLK_1M"]
    #[inline(always)]
    pub fn is_clkroot_1m(&self) -> bool {
        *self == Mux::Clkroot1m
    }
}
#[doc = "Field `MUX` writer - Functional Clock Mux Select"]
pub type MuxW<'a, REG> = crate::FieldWriter<'a, REG, 2, Mux>;
impl<'a, REG> MuxW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
    REG::Ux: From<u8>,
{
    #[doc = "CLK_16K"]
    #[inline(always)]
    pub fn clkroot_16k(self) -> &'a mut crate::W<REG> {
        self.variant(Mux::Clkroot16k)
    }
    #[doc = "CLK_1M"]
    #[inline(always)]
    pub fn clkroot_1m(self) -> &'a mut crate::W<REG> {
        self.variant(Mux::Clkroot1m)
    }
}
impl R {
    #[doc = "Bits 0:1 - Functional Clock Mux Select"]
    #[inline(always)]
    pub fn mux(&self) -> MuxR {
        MuxR::new((self.bits & 3) as u8)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("MRCC_OSTIMER0_CLKSEL")
            .field("mux", &self.mux())
            .finish()
    }
}
impl W {
    #[doc = "Bits 0:1 - Functional Clock Mux Select"]
    #[inline(always)]
    pub fn mux(&mut self) -> MuxW<'_, MrccOstimer0ClkselSpec> {
        MuxW::new(self, 0)
    }
}
#[doc = "OSTIMER0 clock selection control\n\nYou can [`read`](crate::Reg::read) this register and get [`mrcc_ostimer0_clksel::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`mrcc_ostimer0_clksel::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct MrccOstimer0ClkselSpec;
impl crate::RegisterSpec for MrccOstimer0ClkselSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`mrcc_ostimer0_clksel::R`](R) reader structure"]
impl crate::Readable for MrccOstimer0ClkselSpec {}
#[doc = "`write(|w| ..)` method takes [`mrcc_ostimer0_clksel::W`](W) writer structure"]
impl crate::Writable for MrccOstimer0ClkselSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets MRCC_OSTIMER0_CLKSEL to value 0x03"]
impl crate::Resettable for MrccOstimer0ClkselSpec {
    const RESET_VALUE: u32 = 0x03;
}