mcxa-pac 0.3.0

Peripheral Access Crate for MCXA256 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152

#[doc = "Register `MRCC_LPUART0_CLKSEL` reader"]
pub type R = crate::R<MrccLpuart0ClkselSpec>;
#[doc = "Register `MRCC_LPUART0_CLKSEL` writer"]
pub type W = crate::W<MrccLpuart0ClkselSpec>;
#[doc = "Functional Clock Mux Select\n\nValue on reset: 7"]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum Mux {
    #[doc = "0: FRO_LF_DIV"]
    ClkrootFunc0 = 0,
    #[doc = "2: FRO_HF_DIV"]
    ClkrootFunc2 = 2,
    #[doc = "3: CLK_IN"]
    ClkrootFunc3 = 3,
    #[doc = "4: CLK_16K"]
    ClkrootFunc4 = 4,
    #[doc = "5: CLK_1M"]
    ClkrootFunc5 = 5,
    #[doc = "6: PLL1_CLK_DIV"]
    ClkrootFunc6 = 6,
}
impl From<Mux> for u8 {
    #[inline(always)]
    fn from(variant: Mux) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for Mux {
    type Ux = u8;
}
impl crate::IsEnum for Mux {}
#[doc = "Field `MUX` reader - Functional Clock Mux Select"]
pub type MuxR = crate::FieldReader<Mux>;
impl MuxR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Option<Mux> {
        match self.bits {
            0 => Some(Mux::ClkrootFunc0),
            2 => Some(Mux::ClkrootFunc2),
            3 => Some(Mux::ClkrootFunc3),
            4 => Some(Mux::ClkrootFunc4),
            5 => Some(Mux::ClkrootFunc5),
            6 => Some(Mux::ClkrootFunc6),
            _ => None,
        }
    }
    #[doc = "FRO_LF_DIV"]
    #[inline(always)]
    pub fn is_clkroot_func_0(&self) -> bool {
        *self == Mux::ClkrootFunc0
    }
    #[doc = "FRO_HF_DIV"]
    #[inline(always)]
    pub fn is_clkroot_func_2(&self) -> bool {
        *self == Mux::ClkrootFunc2
    }
    #[doc = "CLK_IN"]
    #[inline(always)]
    pub fn is_clkroot_func_3(&self) -> bool {
        *self == Mux::ClkrootFunc3
    }
    #[doc = "CLK_16K"]
    #[inline(always)]
    pub fn is_clkroot_func_4(&self) -> bool {
        *self == Mux::ClkrootFunc4
    }
    #[doc = "CLK_1M"]
    #[inline(always)]
    pub fn is_clkroot_func_5(&self) -> bool {
        *self == Mux::ClkrootFunc5
    }
    #[doc = "PLL1_CLK_DIV"]
    #[inline(always)]
    pub fn is_clkroot_func_6(&self) -> bool {
        *self == Mux::ClkrootFunc6
    }
}
#[doc = "Field `MUX` writer - Functional Clock Mux Select"]
pub type MuxW<'a, REG> = crate::FieldWriter<'a, REG, 3, Mux>;
impl<'a, REG> MuxW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
    REG::Ux: From<u8>,
{
    #[doc = "FRO_LF_DIV"]
    #[inline(always)]
    pub fn clkroot_func_0(self) -> &'a mut crate::W<REG> {
        self.variant(Mux::ClkrootFunc0)
    }
    #[doc = "FRO_HF_DIV"]
    #[inline(always)]
    pub fn clkroot_func_2(self) -> &'a mut crate::W<REG> {
        self.variant(Mux::ClkrootFunc2)
    }
    #[doc = "CLK_IN"]
    #[inline(always)]
    pub fn clkroot_func_3(self) -> &'a mut crate::W<REG> {
        self.variant(Mux::ClkrootFunc3)
    }
    #[doc = "CLK_16K"]
    #[inline(always)]
    pub fn clkroot_func_4(self) -> &'a mut crate::W<REG> {
        self.variant(Mux::ClkrootFunc4)
    }
    #[doc = "CLK_1M"]
    #[inline(always)]
    pub fn clkroot_func_5(self) -> &'a mut crate::W<REG> {
        self.variant(Mux::ClkrootFunc5)
    }
    #[doc = "PLL1_CLK_DIV"]
    #[inline(always)]
    pub fn clkroot_func_6(self) -> &'a mut crate::W<REG> {
        self.variant(Mux::ClkrootFunc6)
    }
}
impl R {
    #[doc = "Bits 0:2 - Functional Clock Mux Select"]
    #[inline(always)]
    pub fn mux(&self) -> MuxR {
        MuxR::new((self.bits & 7) as u8)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("MRCC_LPUART0_CLKSEL").field("mux", &self.mux()).finish()
    }
}
impl W {
    #[doc = "Bits 0:2 - Functional Clock Mux Select"]
    #[inline(always)]
    pub fn mux(&mut self) -> MuxW<'_, MrccLpuart0ClkselSpec> {
        MuxW::new(self, 0)
    }
}
#[doc = "LPUART0 clock selection control\n\nYou can [`read`](crate::Reg::read) this register and get [`mrcc_lpuart0_clksel::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`mrcc_lpuart0_clksel::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct MrccLpuart0ClkselSpec;
impl crate::RegisterSpec for MrccLpuart0ClkselSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`mrcc_lpuart0_clksel::R`](R) reader structure"]
impl crate::Readable for MrccLpuart0ClkselSpec {}
#[doc = "`write(|w| ..)` method takes [`mrcc_lpuart0_clksel::W`](W) writer structure"]
impl crate::Writable for MrccLpuart0ClkselSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets MRCC_LPUART0_CLKSEL to value 0x07"]
impl crate::Resettable for MrccLpuart0ClkselSpec {
    const RESET_VALUE: u32 = 0x07;
}