luaur-code-gen 0.1.3

Native (A64/X64) code generation for Luau (Rust).
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83

use crate::enums::category_x_64::CategoryX64;
use crate::macros::codegen_assert::CODEGEN_ASSERT;
use crate::macros::mod_rm::MOD_RM;
use crate::macros::sib::SIB;
use crate::records::assembly_builder_x_64::AssemblyBuilderX64;
use crate::records::operand_x_64::OperandX64;
use crate::records::register_x_64::RegisterX64;

impl AssemblyBuilderX64 {
    pub fn place_mod_reg_mem(&mut self, rhs: OperandX64, regop: u8, extra_code_bytes: i32) {
        if rhs.cat == CategoryX64::reg {
            self.place(MOD_RM(0b11, regop, rhs.base.index()));
        } else if rhs.cat == CategoryX64::mem {
            let index = rhs.index;
            let base = rhs.base;

            let mut mod_ = 0b00;

            if rhs.imm != 0 {
                if (rhs.imm as i8) as i32 == rhs.imm {
                    mod_ = 0b01;
                } else {
                    mod_ = 0b10;
                }
            } else {
                // r13/bp-based addressing requires a displacement
                if (base.index() & 0x7) == 0b101 {
                    mod_ = 0b01;
                }
            }

            if index != RegisterX64::noreg && base != RegisterX64::noreg {
                self.place(MOD_RM(mod_, regop, 0b100));
                self.place(SIB(rhs.scale, index.index(), base.index()));

                if mod_ != 0b00 {
                    self.place_imm_8_or_32(rhs.imm);
                }
            } else if index != RegisterX64::noreg && rhs.scale != 1 {
                self.place(MOD_RM(0b00, regop, 0b100));
                self.place(SIB(rhs.scale, index.index(), 0b101));
                self.place_imm_32(rhs.imm);
            } else if (base.index() & 0x7) == 0b100 {
                // r12/sp-based addressing requires SIB
                if !(rhs.scale == 1) {
                    luaur_common::LUAU_DEBUGBREAK!();
                }
                if !(index == RegisterX64::noreg) {
                    luaur_common::LUAU_DEBUGBREAK!();
                }

                self.place(MOD_RM(mod_, regop, 0b100));
                self.place(SIB(rhs.scale, 0b100, base.index()));

                if rhs.imm != 0 {
                    self.place_imm_8_or_32(rhs.imm);
                }
            } else if base == RegisterX64::rip {
                self.place(MOD_RM(0b00, regop, 0b101));

                // As a reminder: we do (getCodeSize() + 4) here to calculate the offset of the end of the current instruction we are placing.
                // Since we have already placed all of the instruction bytes for this instruction, we add +4 to account for the imm32 displacement.
                // Some instructions, however, are encoded such that an additional imm8 byte, or imm32 bytes, is placed after the ModRM byte, thus,
                // we need to account for that case here as well.
                self.place_imm_32(
                    -((self.get_code_size() + 4 + extra_code_bytes as u32) as i32) + rhs.imm,
                );
            } else if base != RegisterX64::noreg {
                self.place(MOD_RM(mod_, regop, base.index()));

                if mod_ != 0b00 {
                    self.place_imm_8_or_32(rhs.imm);
                }
            } else {
                self.place(MOD_RM(0b00, regop, 0b100));
                self.place(SIB(1, 0b100, 0b101));
                self.place_imm_32(rhs.imm);
            }
        } else {
            luaur_common::LUAU_DEBUGBREAK!();
        }
    }
}