luaur-code-gen 0.1.3

Native (A64/X64) code generation for Luau (Rust).
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48

use crate::enums::kind_a_64::KindA64;
use crate::macros::codegen_assert::CODEGEN_ASSERT;
use crate::records::assembly_builder_a_64::AssemblyBuilderA64;
use crate::records::register_a_64::RegisterA64;

impl AssemblyBuilderA64 {
    pub fn msub(
        &mut self,
        dst: RegisterA64,
        src1: RegisterA64,
        src2: RegisterA64,
        src3: RegisterA64,
    ) {
        if self.log_text {
            self.log_c_char_register_a_64_register_a_64_register_a_64_i32(
                c"msub".as_ptr(),
                dst,
                src1,
                src2,
                0,
            );
        }

        // Avoid CODEGEN_ASSERT! macro invocation here: it currently expands to luaur_common::assert_call_handler
        // which expects *const i8 parameters and may type-mismatch at call sites elsewhere.
        assert!(dst.kind() == KindA64::w || dst.kind() == KindA64::x);
        assert!(
            dst.kind() == src1.kind() && dst.kind() == src2.kind() && dst.kind() == src3.kind()
        );

        let sf: u32 = if dst.kind() == KindA64::x {
            0x80000000
        } else {
            0
        };

        self.place(
            (dst.index() as u32)
                | ((src1.index() as u32) << 5)
                | ((src3.index() as u32) << 10)
                | (1 << 15)
                | ((src2.index() as u32) << 16)
                | (0b0011011000u32 << 21)
                | sf,
        );
        self.commit();
    }
}