lpc546xx-pac 0.2.1

Device support crates for LPC546XX-PAC devices
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97

#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00..0xc0 - no description available"]
    pub b: [B; 6],
    _reserved1: [u8; 0x0f40],
    #[doc = "0x1000..0x1300 - no description available"]
    pub w: [W; 6],
    _reserved2: [u8; 0x0d00],
    #[doc = "0x2000..0x2018 - Direction registers"]
    pub dir: [crate::Reg<dir::DIR_SPEC>; 6],
    _reserved3: [u8; 0x68],
    #[doc = "0x2080..0x2098 - Mask register"]
    pub mask: [crate::Reg<mask::MASK_SPEC>; 6],
    _reserved4: [u8; 0x68],
    #[doc = "0x2100..0x2118 - Port pin register"]
    pub pin: [crate::Reg<pin::PIN_SPEC>; 6],
    _reserved5: [u8; 0x68],
    #[doc = "0x2180..0x2198 - Masked port register"]
    pub mpin: [crate::Reg<mpin::MPIN_SPEC>; 6],
    _reserved6: [u8; 0x68],
    #[doc = "0x2200..0x2218 - Write: Set register for port Read: output bits for port"]
    pub set: [crate::Reg<set::SET_SPEC>; 6],
    _reserved7: [u8; 0x68],
    #[doc = "0x2280..0x2298 - Clear port"]
    pub clr: [crate::Reg<clr::CLR_SPEC>; 6],
    _reserved8: [u8; 0x68],
    #[doc = "0x2300..0x2318 - Toggle port"]
    pub not: [crate::Reg<not::NOT_SPEC>; 6],
    _reserved9: [u8; 0x68],
    #[doc = "0x2380..0x2398 - Set pin direction bits for port"]
    pub dirset: [crate::Reg<dirset::DIRSET_SPEC>; 6],
    _reserved10: [u8; 0x68],
    #[doc = "0x2400..0x2418 - Clear pin direction bits for port"]
    pub dirclr: [crate::Reg<dirclr::DIRCLR_SPEC>; 6],
    _reserved11: [u8; 0x68],
    #[doc = "0x2480..0x2498 - Toggle pin direction bits for port"]
    pub dirnot: [crate::Reg<dirnot::DIRNOT_SPEC>; 6],
}
#[doc = r"Register block"]
#[repr(C)]
pub struct B {
    #[doc = "0x00..0x20 - Byte pin registers for all port 0 and 1 GPIO pins"]
    pub b_: [crate::Reg<self::b::b_::B__SPEC>; 32],
}
#[doc = r"Register block"]
#[doc = "no description available"]
pub mod b;
#[doc = r"Register block"]
#[repr(C)]
pub struct W {
    #[doc = "0x00..0x80 - Word pin registers for all port 0 and 1 GPIO pins"]
    pub w_: [crate::Reg<self::w::w_::W__SPEC>; 32],
}
#[doc = r"Register block"]
#[doc = "no description available"]
pub mod w;
#[doc = "DIR register accessor: an alias for `Reg<DIR_SPEC>`"]
pub type DIR = crate::Reg<dir::DIR_SPEC>;
#[doc = "Direction registers"]
pub mod dir;
#[doc = "MASK register accessor: an alias for `Reg<MASK_SPEC>`"]
pub type MASK = crate::Reg<mask::MASK_SPEC>;
#[doc = "Mask register"]
pub mod mask;
#[doc = "PIN register accessor: an alias for `Reg<PIN_SPEC>`"]
pub type PIN = crate::Reg<pin::PIN_SPEC>;
#[doc = "Port pin register"]
pub mod pin;
#[doc = "MPIN register accessor: an alias for `Reg<MPIN_SPEC>`"]
pub type MPIN = crate::Reg<mpin::MPIN_SPEC>;
#[doc = "Masked port register"]
pub mod mpin;
#[doc = "SET register accessor: an alias for `Reg<SET_SPEC>`"]
pub type SET = crate::Reg<set::SET_SPEC>;
#[doc = "Write: Set register for port Read: output bits for port"]
pub mod set;
#[doc = "CLR register accessor: an alias for `Reg<CLR_SPEC>`"]
pub type CLR = crate::Reg<clr::CLR_SPEC>;
#[doc = "Clear port"]
pub mod clr;
#[doc = "NOT register accessor: an alias for `Reg<NOT_SPEC>`"]
pub type NOT = crate::Reg<not::NOT_SPEC>;
#[doc = "Toggle port"]
pub mod not;
#[doc = "DIRSET register accessor: an alias for `Reg<DIRSET_SPEC>`"]
pub type DIRSET = crate::Reg<dirset::DIRSET_SPEC>;
#[doc = "Set pin direction bits for port"]
pub mod dirset;
#[doc = "DIRCLR register accessor: an alias for `Reg<DIRCLR_SPEC>`"]
pub type DIRCLR = crate::Reg<dirclr::DIRCLR_SPEC>;
#[doc = "Clear pin direction bits for port"]
pub mod dirclr;
#[doc = "DIRNOT register accessor: an alias for `Reg<DIRNOT_SPEC>`"]
pub type DIRNOT = crate::Reg<dirnot::DIRNOT_SPEC>;
#[doc = "Toggle pin direction bits for port"]
pub mod dirnot;