lpc546xx-pac 0.2.1

Device support crates for LPC546XX-PAC devices
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78

#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - CRC mode"]
    pub mode: crate::Reg<mode::MODE_SPEC>,
    #[doc = "0x04 - CRC seed"]
    pub seed: crate::Reg<seed::SEED_SPEC>,
    _reserved_2_sum: [u8; 0x04],
}
impl RegisterBlock {
    #[doc = "0x08 - Data register - word sized"]
    #[inline(always)]
    pub fn data32(&self) -> &crate::Reg<data32::DATA32_SPEC> {
        unsafe {
            &*(((self as *const Self) as *const u8).add(8usize)
                as *const crate::Reg<data32::DATA32_SPEC>)
        }
    }
    #[doc = "0x08 - Data register - half-word sized"]
    #[inline(always)]
    pub fn data16(&self) -> &crate::Reg<data16::DATA16_SPEC> {
        unsafe {
            &*(((self as *const Self) as *const u8).add(8usize)
                as *const crate::Reg<data16::DATA16_SPEC>)
        }
    }
    #[doc = "0x08 - Data register - byte sized"]
    #[inline(always)]
    pub fn data8(&self) -> &crate::Reg<data8::DATA8_SPEC> {
        unsafe {
            &*(((self as *const Self) as *const u8).add(8usize)
                as *const crate::Reg<data8::DATA8_SPEC>)
        }
    }
    #[doc = "0x08 - Data written to this register will be taken to perform CRC calculation with selected bit order and 1’s complement pre-process. Any write size 8, 16 or 32-bit are allowed and accept back-to-back transactions."]
    #[inline(always)]
    pub fn data(&self) -> &crate::Reg<data::DATA_SPEC> {
        unsafe {
            &*(((self as *const Self) as *const u8).add(8usize)
                as *const crate::Reg<data::DATA_SPEC>)
        }
    }
    #[doc = "0x08 - The most recent CRC sum can be read through this register with selected bit order and 1’s complement post-processes."]
    #[inline(always)]
    pub fn sum(&self) -> &crate::Reg<sum::SUM_SPEC> {
        unsafe {
            &*(((self as *const Self) as *const u8).add(8usize) as *const crate::Reg<sum::SUM_SPEC>)
        }
    }
}
#[doc = "MODE register accessor: an alias for `Reg<MODE_SPEC>`"]
pub type MODE = crate::Reg<mode::MODE_SPEC>;
#[doc = "CRC mode"]
pub mod mode;
#[doc = "SEED register accessor: an alias for `Reg<SEED_SPEC>`"]
pub type SEED = crate::Reg<seed::SEED_SPEC>;
#[doc = "CRC seed"]
pub mod seed;
#[doc = "SUM register accessor: an alias for `Reg<SUM_SPEC>`"]
pub type SUM = crate::Reg<sum::SUM_SPEC>;
#[doc = "The most recent CRC sum can be read through this register with selected bit order and 1’s complement post-processes."]
pub mod sum;
#[doc = "DATA register accessor: an alias for `Reg<DATA_SPEC>`"]
pub type DATA = crate::Reg<data::DATA_SPEC>;
#[doc = "Data written to this register will be taken to perform CRC calculation with selected bit order and 1’s complement pre-process. Any write size 8, 16 or 32-bit are allowed and accept back-to-back transactions."]
pub mod data;
#[doc = "DATA8 register accessor: an alias for `Reg<DATA8_SPEC>`"]
pub type DATA8 = crate::Reg<data8::DATA8_SPEC>;
#[doc = "Data register - byte sized"]
pub mod data8;
#[doc = "DATA16 register accessor: an alias for `Reg<DATA16_SPEC>`"]
pub type DATA16 = crate::Reg<data16::DATA16_SPEC>;
#[doc = "Data register - half-word sized"]
pub mod data16;
#[doc = "DATA32 register accessor: an alias for `Reg<DATA32_SPEC>`"]
pub type DATA32 = crate::Reg<data32::DATA32_SPEC>;
#[doc = "Data register - word sized"]
pub mod data32;