imxrt-ral 0.6.2

Register access layer for all NXP i.MX RT microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179

#[doc = "S3MUA"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "Version ID Register"]
    pub VER: crate::RORegister<u32>,
    #[doc = "Parameter Register"]
    pub PAR: crate::RORegister<u32>,
    #[doc = "Unused Register 0"]
    pub UNUSED0: crate::RORegister<u32>,
    #[doc = "Status Register"]
    pub SR: crate::RORegister<u32>,
    _reserved0: [u8; 0x0110],
    #[doc = "Transmit Control Register"]
    pub TCR: crate::RWRegister<u32>,
    #[doc = "Transmit Status Register"]
    pub TSR: crate::RORegister<u32>,
    #[doc = "Receive Control Register"]
    pub RCR: crate::RWRegister<u32>,
    #[doc = "Receive Status Register"]
    pub RSR: crate::RORegister<u32>,
    _reserved1: [u8; 0xcc],
    #[doc = "Unused Register 1"]
    pub UNUSED1: crate::RWRegister<u32>,
    #[doc = "Transmit Register"]
    pub TR: [crate::RWRegister<u32>; 8usize],
    _reserved2: [u8; 0x60],
    #[doc = "Receive Register"]
    pub RR: [crate::RORegister<u32>; 4usize],
}
#[doc = "Version ID Register"]
pub mod VER {
    #[doc = "Feature Set Number"]
    pub mod FEATURE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xffff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Standard features are implemented."]
            pub const STANDARD: u32 = 0;
        }
    }
    #[doc = "Minor Version Number (0x00 )"]
    pub mod MINOR {
        pub const offset: u32 = 16;
        pub const mask: u32 = 0xff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Major Version Number (0x01 )"]
    pub mod MAJOR {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0xff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "Parameter Register"]
pub mod PAR {
    #[doc = "Number of Transmit (TRn) registers (8)"]
    pub mod TR_NUM {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Number of Receive (RRn) registers (4)"]
    pub mod RR_NUM {
        pub const offset: u32 = 8;
        pub const mask: u32 = 0xff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "Status Register"]
pub mod SR {
    #[doc = "Transmit Empty Pending"]
    pub mod TEP {
        pub const offset: u32 = 5;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Receive Full Pending Flag"]
    pub mod RFP {
        pub const offset: u32 = 6;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "No data is ready to be read. All RSR\\[RFn\\] bits are clear."]
            pub const CLEAR: u32 = 0;
            #[doc = "Data is ready to be read. One or more RSR\\[RFn\\] bits are set."]
            pub const SET: u32 = 0x01;
        }
    }
}
#[doc = "Transmit Control Register"]
pub mod TCR {
    #[doc = "Transmit Register n Empty Interrupt Enable"]
    pub mod TEIEN {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "Transmit Status Register"]
pub mod TSR {
    #[doc = "Transmit Register n Empty"]
    pub mod TEN {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "Receive Control Register"]
pub mod RCR {
    #[doc = "Receive Register n Full Interrupt Enable"]
    pub mod RFIEN {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "Receive Status Register"]
pub mod RSR {
    #[doc = "Receive Register n Full"]
    pub mod RFN {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "Unused Register 1"]
pub mod UNUSED1 {
    #[doc = "Unused 16-bit Register"]
    pub mod DATA16 {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xffff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "Transmit Register"]
pub mod TR {
    #[doc = "Transmit Data"]
    pub mod TR_DATA {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xffff_ffff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "Receive Register"]
pub mod RR {
    #[doc = "Receive Data"]
    pub mod RR_DATA {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xffff_ffff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}