imxrt-ral 0.6.2

Register access layer for all NXP i.MX RT microcontrollers
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
#[doc = "LPIT"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "Version ID"]
    pub VERID: crate::RORegister<u32>,
    #[doc = "Parameter"]
    pub PARAM: crate::RORegister<u32>,
    #[doc = "Module Control"]
    pub MCR: crate::RWRegister<u32>,
    #[doc = "Module Status"]
    pub MSR: crate::RWRegister<u32>,
    #[doc = "Module Interrupt Enable"]
    pub MIER: crate::RWRegister<u32>,
    #[doc = "Set Timer Enable"]
    pub SETTEN: crate::RWRegister<u32>,
    #[doc = "Clear Timer Enable"]
    pub CLRTEN: crate::RWRegister<u32>,
    _reserved0: [u8; 0x04],
    #[doc = "Array of registers: TVAL, CVAL, TCTRL"]
    pub CHANNEL: [channel::RegisterBlock; 4usize],
}
#[doc = "Version ID"]
pub mod VERID {
    #[doc = "Feature Number"]
    pub mod FEATURE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xffff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Minor Version Number"]
    pub mod MINOR {
        pub const offset: u32 = 16;
        pub const mask: u32 = 0xff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Major Version Number"]
    pub mod MAJOR {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0xff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "Parameter"]
pub mod PARAM {
    #[doc = "Number of Timer Channels"]
    pub mod CHANNEL {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Number of External Trigger Inputs"]
    pub mod EXT_TRIG {
        pub const offset: u32 = 8;
        pub const mask: u32 = 0xff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "Module Control"]
pub mod MCR {
    #[doc = "Module Clock Enable"]
    pub mod M_CEN {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disable"]
            pub const DISABLE: u32 = 0;
            #[doc = "Enable"]
            pub const ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Software Reset"]
    pub mod SW_RST {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Does not reset"]
            pub const NOT_RESET: u32 = 0;
            #[doc = "Resets"]
            pub const RESET: u32 = 0x01;
        }
    }
    #[doc = "DOZE Mode Enable"]
    pub mod DOZE_EN {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Stops timer channels"]
            pub const DISABLE: u32 = 0;
            #[doc = "Allows timer channels to continue running"]
            pub const ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Debug Mode Enable"]
    pub mod DBG_EN {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Stops timer channels"]
            pub const DISABLE: u32 = 0;
            #[doc = "Allows timer channels to continue running"]
            pub const ENABLE: u32 = 0x01;
        }
    }
}
#[doc = "Module Status"]
pub mod MSR {
    #[doc = "Channel 0 Timer Interrupt Flag"]
    pub mod TIF0 {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {
            #[doc = "Not timed out"]
            pub const TIMEOUT_NO: u32 = 0;
            #[doc = "Timed out"]
            pub const TIMEOUT_YES: u32 = 0x01;
        }
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Channel 1 Timer Interrupt Flag"]
    pub mod TIF1 {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {
            #[doc = "Not timed out"]
            pub const TIMEOUT_NO: u32 = 0;
            #[doc = "Timed out"]
            pub const TIMEOUT_YES: u32 = 0x01;
        }
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Channel 2 Timer Interrupt Flag"]
    pub mod TIF2 {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {
            #[doc = "Not timed out"]
            pub const TIMEOUT_NO: u32 = 0;
            #[doc = "Timed out"]
            pub const TIMEOUT_YES: u32 = 0x01;
        }
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Channel 3 Timer Interrupt Flag"]
    pub mod TIF3 {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {
            #[doc = "Not timed out"]
            pub const TIMEOUT_NO: u32 = 0;
            #[doc = "Timed out"]
            pub const TIMEOUT_YES: u32 = 0x01;
        }
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "Module Interrupt Enable"]
pub mod MIER {
    #[doc = "Channel 0 Timer Interrupt Enable"]
    pub mod TIE0 {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disable"]
            pub const DISABLE: u32 = 0;
            #[doc = "Enable"]
            pub const ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Channel 1 Timer Interrupt Enable"]
    pub mod TIE1 {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disable"]
            pub const DISABLE: u32 = 0;
            #[doc = "Enable"]
            pub const ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Channel 2 Timer Interrupt Enable"]
    pub mod TIE2 {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disable"]
            pub const DISABLE: u32 = 0;
            #[doc = "Enable"]
            pub const ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Channel 3 Timer Interrupt Enable"]
    pub mod TIE3 {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disable"]
            pub const DISABLE: u32 = 0;
            #[doc = "Enable"]
            pub const ENABLE: u32 = 0x01;
        }
    }
}
#[doc = "Set Timer Enable"]
pub mod SETTEN {
    #[doc = "Set Timer 0 Enable"]
    pub mod SET_T_EN_0 {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "No effect"]
            pub const DISABLE: u32 = 0;
            #[doc = "Enables timer channel 0"]
            pub const ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Set Timer 1 Enable"]
    pub mod SET_T_EN_1 {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "No Effect"]
            pub const DISABLE: u32 = 0;
            #[doc = "Enables timer channel 1"]
            pub const ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Set Timer 2 Enable"]
    pub mod SET_T_EN_2 {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "No Effect"]
            pub const DISABLE: u32 = 0;
            #[doc = "Enables timer channel 2"]
            pub const ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Set Timer 3 Enable"]
    pub mod SET_T_EN_3 {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "No effect"]
            pub const DISABLE: u32 = 0;
            #[doc = "Enables timer channel 3"]
            pub const ENABLE: u32 = 0x01;
        }
    }
}
#[doc = "Clear Timer Enable"]
pub mod CLRTEN {
    #[doc = "Clear Timer 0 Enable"]
    pub mod CLR_T_EN_0 {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "No action"]
            pub const DISABLE: u32 = 0;
            #[doc = "Turns TCTRL0\\[T_EN\\] = 0 for timer channel 0"]
            pub const ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Clear Timer 1 Enable"]
    pub mod CLR_T_EN_1 {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "No action"]
            pub const DISABLE: u32 = 0;
            #[doc = "Turns TCTRL1\\[T_EN\\] = 0 for timer channel 1"]
            pub const ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Clear Timer 2 Enable"]
    pub mod CLR_T_EN_2 {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "No action"]
            pub const DISABLE: u32 = 0;
            #[doc = "Turns TCTRL2\\[T_EN\\] = 0 for timer channel 2"]
            pub const ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Clear Timer 3 Enable"]
    pub mod CLR_T_EN_3 {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "No action"]
            pub const DISABLE: u32 = 0;
            #[doc = "Turns TCTRL3\\[T_EN\\] = 0 for timer channel 3"]
            pub const ENABLE: u32 = 0x01;
        }
    }
}
pub mod channel {
    #[doc = "Array of registers: TVAL, CVAL, TCTRL"]
    #[repr(C)]
    pub struct RegisterBlock {
        #[doc = "Timer Value"]
        pub TVAL: crate::RWRegister<u32>,
        #[doc = "Current Timer Value"]
        pub CVAL: crate::RORegister<u32>,
        #[doc = "Timer Control"]
        pub TCTRL: crate::RWRegister<u32>,
        _reserved0: [u8; 0x04],
    }
    #[doc = "Timer Value"]
    pub mod TVAL {
        #[doc = "Timer Value"]
        pub mod TMR_VAL {
            pub const offset: u32 = 0;
            pub const mask: u32 = 0xffff_ffff << offset;
            pub mod R {}
            pub mod W {}
            pub mod RW {
                #[doc = "Invalid load value in Compare mode"]
                pub const INVALID_COMPARE_MODE_VALUE_0: u32 = 0;
                #[doc = "Invalid load value in Compare mode"]
                pub const INVALID_COMPARE_MODE_VALUE_1: u32 = 0x01;
                #[doc = "In Compare mode: the value to be loaded; in Capture mode, the value of the timer"]
                pub const VALUE_2: u32 = 0x02;
                #[doc = "In Compare mode: the value to be loaded; in Capture mode, the value of the timer"]
                pub const VALUE_3: u32 = 0x03;
                #[doc = "In Compare mode: the value to be loaded; in Capture mode, the value of the timer"]
                pub const VALUE_4: u32 = 0x04;
                #[doc = "In Compare mode: the value to be loaded; in Capture mode, the value of the timer"]
                pub const VALUE_5: u32 = 0x05;
                #[doc = "In Compare mode: the value to be loaded; in Capture mode, the value of the timer"]
                pub const VALUE_6: u32 = 0x06;
                #[doc = "In Compare mode: the value to be loaded; in Capture mode, the value of the timer"]
                pub const VALUE_7: u32 = 0x07;
                #[doc = "In Compare mode: the value to be loaded; in Capture mode, the value of the timer"]
                pub const VALUE_8: u32 = 0x08;
                #[doc = "In Compare mode: the value to be loaded; in Capture mode, the value of the timer"]
                pub const VALUE_9: u32 = 0x09;
            }
        }
    }
    #[doc = "Current Timer Value"]
    pub mod CVAL {
        #[doc = "Current Timer Value"]
        pub mod TMR_CUR_VAL {
            pub const offset: u32 = 0;
            pub const mask: u32 = 0xffff_ffff << offset;
            pub mod R {}
            pub mod W {}
            pub mod RW {}
        }
    }
    #[doc = "Timer Control"]
    pub mod TCTRL {
        #[doc = "Timer Enable"]
        pub mod T_EN {
            pub const offset: u32 = 0;
            pub const mask: u32 = 0x01 << offset;
            pub mod R {}
            pub mod W {}
            pub mod RW {
                #[doc = "Disable"]
                pub const DISABLE: u32 = 0;
                #[doc = "Enable"]
                pub const ENABLE: u32 = 0x01;
            }
        }
        #[doc = "Chain Channel"]
        pub mod CHAIN {
            pub const offset: u32 = 1;
            pub const mask: u32 = 0x01 << offset;
            pub mod R {}
            pub mod W {}
            pub mod RW {
                #[doc = "Disabled"]
                pub const DISABLE: u32 = 0;
                #[doc = "Enabled"]
                pub const ENABLE: u32 = 0x01;
            }
        }
        #[doc = "Timer Operation Mode"]
        pub mod MODE {
            pub const offset: u32 = 2;
            pub const mask: u32 = 0x03 << offset;
            pub mod R {}
            pub mod W {}
            pub mod RW {
                #[doc = "32-bit periodic counter"]
                pub const CTR_32BIT: u32 = 0;
                #[doc = "Dual 16-bit periodic counter"]
                pub const CTR_DUAL_16BIT: u32 = 0x01;
                #[doc = "32-bit trigger accumulator"]
                pub const TRIG_ACCUM_32BIT: u32 = 0x02;
                #[doc = "32-bit trigger input capture"]
                pub const TRIG_INPUT_32BIT: u32 = 0x03;
            }
        }
        #[doc = "Timer Start on Trigger"]
        pub mod TSOT {
            pub const offset: u32 = 16;
            pub const mask: u32 = 0x01 << offset;
            pub mod R {}
            pub mod W {}
            pub mod RW {
                #[doc = "Immediately"]
                pub const IMMEDIATELY: u32 = 0;
                #[doc = "When a rising edge is detected"]
                pub const RISING_EDGE: u32 = 0x01;
            }
        }
        #[doc = "Timer Stop on Interrupt"]
        pub mod TSOI {
            pub const offset: u32 = 17;
            pub const mask: u32 = 0x01 << offset;
            pub mod R {}
            pub mod W {}
            pub mod RW {
                #[doc = "Does not stop"]
                pub const DISABLE: u32 = 0;
                #[doc = "Stops"]
                pub const ENABLE: u32 = 0x01;
            }
        }
        #[doc = "Timer Reload on Trigger"]
        pub mod TROT {
            pub const offset: u32 = 18;
            pub const mask: u32 = 0x01 << offset;
            pub mod R {}
            pub mod W {}
            pub mod RW {
                #[doc = "Does not reload"]
                pub const DISABLE: u32 = 0;
                #[doc = "Reloads"]
                pub const ENABLE: u32 = 0x01;
            }
        }
        #[doc = "Trigger Source"]
        pub mod TRG_SRC {
            pub const offset: u32 = 23;
            pub const mask: u32 = 0x01 << offset;
            pub mod R {}
            pub mod W {}
            pub mod RW {
                #[doc = "External"]
                pub const EXT_TRIG: u32 = 0;
                #[doc = "Internal"]
                pub const INT_TRIG: u32 = 0x01;
            }
        }
        #[doc = "Trigger Select"]
        pub mod TRG_SEL {
            pub const offset: u32 = 24;
            pub const mask: u32 = 0x0f << offset;
            pub mod R {}
            pub mod W {}
            pub mod RW {
                #[doc = "Timer channel 0-3 trigger source"]
                pub const TRIG_SOURCE_0: u32 = 0;
                #[doc = "Timer channel 0-3 trigger source"]
                pub const TRIG_SOURCE_1: u32 = 0x01;
                #[doc = "Timer channel 0-3 trigger source"]
                pub const TRIG_SOURCE_2: u32 = 0x02;
                #[doc = "Timer channel 0-3 trigger source"]
                pub const TRIG_SOURCE_3: u32 = 0x03;
            }
        }
    }
}