imxrt-ral 0.6.2

Register access layer for all NXP i.MX RT microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152

#[doc = "PGMC_MIF"]
#[repr(C)]
pub struct RegisterBlock {
    _reserved0: [u8; 0x04],
    #[doc = "MIF Authentication Control"]
    pub MIF_AUTHEN_CTRL: crate::RWRegister<u32>,
    _reserved1: [u8; 0x08],
    #[doc = "MIF MLPL control of SLEEP"]
    pub MIF_MLPL_SLEEP: crate::RWRegister<u32>,
    _reserved2: [u8; 0x0c],
    #[doc = "MIF MLPL control of IG"]
    pub MIF_MLPL_IG: crate::RWRegister<u32>,
    _reserved3: [u8; 0x0c],
    #[doc = "MIF MLPL control of LS"]
    pub MIF_MLPL_LS: crate::RWRegister<u32>,
    _reserved4: [u8; 0x0c],
    #[doc = "MIF MLPL control of HS"]
    pub MIF_MLPL_HS: crate::RWRegister<u32>,
    _reserved5: [u8; 0x0c],
    #[doc = "MIF MLPL control of STDBY"]
    pub MIF_MLPL_STDBY: crate::RWRegister<u32>,
    _reserved6: [u8; 0x0c],
    #[doc = "MIF MLPL control of array power down"]
    pub MIF_MLPL_ARR_PDN: crate::RWRegister<u32>,
    _reserved7: [u8; 0x0c],
    #[doc = "MIF MLPL control of peripheral power down"]
    pub MIF_MLPL_PER_PDN: crate::RWRegister<u32>,
    _reserved8: [u8; 0x0c],
    #[doc = "MIF MLPL control of INITN"]
    pub MIF_MLPL_INITN: crate::RWRegister<u32>,
    _reserved9: [u8; 0x2c],
    #[doc = "MIF MLPL control of isolation enable"]
    pub MIF_MLPL_ISO: crate::RWRegister<u32>,
}
#[doc = "MIF Authentication Control"]
pub mod MIF_AUTHEN_CTRL {
    #[doc = "Configuration lock"]
    pub mod LOCK_CFG {
        pub const offset: u32 = 20;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "MIF MLPL control of SLEEP"]
pub mod MIF_MLPL_SLEEP {
    #[doc = "Signal behavior at each MLPL"]
    pub mod MLPL_CTRL {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xffff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "MIF MLPL control of IG"]
pub mod MIF_MLPL_IG {
    #[doc = "Signal behavior at each MLPL"]
    pub mod MLPL_CTRL {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xffff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "MIF MLPL control of LS"]
pub mod MIF_MLPL_LS {
    #[doc = "Signal behavior at each MLPL"]
    pub mod MLPL_CTRL {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xffff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "MIF MLPL control of HS"]
pub mod MIF_MLPL_HS {
    #[doc = "Signal behavior at each MLPL"]
    pub mod MLPL_CTRL {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xffff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "MIF MLPL control of STDBY"]
pub mod MIF_MLPL_STDBY {
    #[doc = "Signal behavior at each MLPL"]
    pub mod MLPL_CTRL {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xffff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "MIF MLPL control of array power down"]
pub mod MIF_MLPL_ARR_PDN {
    #[doc = "Signal behavior at each MLPL"]
    pub mod MLPL_CTRL {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xffff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "MIF MLPL control of peripheral power down"]
pub mod MIF_MLPL_PER_PDN {
    #[doc = "Signal behavior at each MLPL"]
    pub mod MLPL_CTRL {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xffff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "MIF MLPL control of INITN"]
pub mod MIF_MLPL_INITN {
    #[doc = "Signal behavior at each MLPL"]
    pub mod MLPL_CTRL {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xffff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Bypass vdd_ok. This field is locked by AUTHEN_CTRL\\[LOCK_CFG\\] field."]
    pub mod BYPASS_VDD_OK {
        pub const offset: u32 = 31;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "MIF MLPL control of isolation enable"]
pub mod MIF_MLPL_ISO {
    #[doc = "Signal behavior at each MLPL"]
    pub mod MLPL_CTRL {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0xffff << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}