efm32pg1b-pac 0.4.3

Peripheral access API for Silicon Labs EFM32PG1B microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121

///Register `STARTUP` reader
pub type R = crate::R<STARTUPrs>;
///Register `STARTUP` writer
pub type W = crate::W<STARTUPrs>;
///Field `STDLY0` reader - Startup Delay 0
pub type Stdly0R = crate::FieldReader<u16>;
///Field `STDLY0` writer - Startup Delay 0
pub type Stdly0W<'a, REG> = crate::FieldWriter<'a, REG, 10, u16>;
///Field `STDLY1` reader - Startup Delay 0
pub type Stdly1R = crate::FieldReader<u16>;
///Field `STDLY1` writer - Startup Delay 0
pub type Stdly1W<'a, REG> = crate::FieldWriter<'a, REG, 10, u16>;
///Field `ASTWAIT` reader - Active Startup Wait
pub type AstwaitR = crate::BitReader;
///Field `ASTWAIT` writer - Active Startup Wait
pub type AstwaitW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `STWSEN` reader - Startup Waitstates Enable
pub type StwsenR = crate::BitReader;
///Field `STWSEN` writer - Startup Waitstates Enable
pub type StwsenW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `STWSAEN` reader - Startup Waitstates Always Enable
pub type StwsaenR = crate::BitReader;
///Field `STWSAEN` writer - Startup Waitstates Always Enable
pub type StwsaenW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `STWS` reader - Startup Waitstates
pub type StwsR = crate::FieldReader;
///Field `STWS` writer - Startup Waitstates
pub type StwsW<'a, REG> = crate::FieldWriter<'a, REG, 3>;
impl R {
    ///Bits 0:9 - Startup Delay 0
    #[inline(always)]
    pub fn stdly0(&self) -> Stdly0R {
        Stdly0R::new((self.bits & 0x03ff) as u16)
    }
    ///Bits 12:21 - Startup Delay 0
    #[inline(always)]
    pub fn stdly1(&self) -> Stdly1R {
        Stdly1R::new(((self.bits >> 12) & 0x03ff) as u16)
    }
    ///Bit 24 - Active Startup Wait
    #[inline(always)]
    pub fn astwait(&self) -> AstwaitR {
        AstwaitR::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - Startup Waitstates Enable
    #[inline(always)]
    pub fn stwsen(&self) -> StwsenR {
        StwsenR::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - Startup Waitstates Always Enable
    #[inline(always)]
    pub fn stwsaen(&self) -> StwsaenR {
        StwsaenR::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bits 28:30 - Startup Waitstates
    #[inline(always)]
    pub fn stws(&self) -> StwsR {
        StwsR::new(((self.bits >> 28) & 7) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("STARTUP")
            .field("stdly0", &self.stdly0())
            .field("stdly1", &self.stdly1())
            .field("astwait", &self.astwait())
            .field("stwsen", &self.stwsen())
            .field("stwsaen", &self.stwsaen())
            .field("stws", &self.stws())
            .finish()
    }
}
impl W {
    ///Bits 0:9 - Startup Delay 0
    #[inline(always)]
    pub fn stdly0(&mut self) -> Stdly0W<'_, STARTUPrs> {
        Stdly0W::new(self, 0)
    }
    ///Bits 12:21 - Startup Delay 0
    #[inline(always)]
    pub fn stdly1(&mut self) -> Stdly1W<'_, STARTUPrs> {
        Stdly1W::new(self, 12)
    }
    ///Bit 24 - Active Startup Wait
    #[inline(always)]
    pub fn astwait(&mut self) -> AstwaitW<'_, STARTUPrs> {
        AstwaitW::new(self, 24)
    }
    ///Bit 25 - Startup Waitstates Enable
    #[inline(always)]
    pub fn stwsen(&mut self) -> StwsenW<'_, STARTUPrs> {
        StwsenW::new(self, 25)
    }
    ///Bit 26 - Startup Waitstates Always Enable
    #[inline(always)]
    pub fn stwsaen(&mut self) -> StwsaenW<'_, STARTUPrs> {
        StwsaenW::new(self, 26)
    }
    ///Bits 28:30 - Startup Waitstates
    #[inline(always)]
    pub fn stws(&mut self) -> StwsW<'_, STARTUPrs> {
        StwsW::new(self, 28)
    }
}
///Startup Control
///
///You can [`read`](crate::Reg::read) this register and get [`startup::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`startup::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct STARTUPrs;
impl crate::RegisterSpec for STARTUPrs {
    type Ux = u32;
}
///`read()` method returns [`startup::R`](R) reader structure
impl crate::Readable for STARTUPrs {}
///`write(|w| ..)` method takes [`startup::W`](W) writer structure
impl crate::Writable for STARTUPrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets STARTUP to value 0x1300_104d
impl crate::Resettable for STARTUPrs {
    const RESET_VALUE: u32 = 0x1300_104d;
}