efm32pg1b-pac 0.4.3

Peripheral access API for Silicon Labs EFM32PG1B microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64

///Register `IFC` writer
pub type W = crate::W<IFCrs>;
///Field `ERASE` writer - Clear ERASE Interrupt Flag
pub type EraseW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `WRITE` writer - Clear WRITE Interrupt Flag
pub type WriteW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CHOF` writer - Clear CHOF Interrupt Flag
pub type ChofW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CMOF` writer - Clear CMOF Interrupt Flag
pub type CmofW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PWRUPF` writer - Clear PWRUPF Interrupt Flag
pub type PwrupfW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ICACHERR` writer - Clear ICACHERR Interrupt Flag
pub type IcacherrW<'a, REG> = crate::BitWriter<'a, REG>;
impl core::fmt::Debug for crate::generic::Reg<IFCrs> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    ///Bit 0 - Clear ERASE Interrupt Flag
    #[inline(always)]
    pub fn erase(&mut self) -> EraseW<'_, IFCrs> {
        EraseW::new(self, 0)
    }
    ///Bit 1 - Clear WRITE Interrupt Flag
    #[inline(always)]
    pub fn write(&mut self) -> WriteW<'_, IFCrs> {
        WriteW::new(self, 1)
    }
    ///Bit 2 - Clear CHOF Interrupt Flag
    #[inline(always)]
    pub fn chof(&mut self) -> ChofW<'_, IFCrs> {
        ChofW::new(self, 2)
    }
    ///Bit 3 - Clear CMOF Interrupt Flag
    #[inline(always)]
    pub fn cmof(&mut self) -> CmofW<'_, IFCrs> {
        CmofW::new(self, 3)
    }
    ///Bit 4 - Clear PWRUPF Interrupt Flag
    #[inline(always)]
    pub fn pwrupf(&mut self) -> PwrupfW<'_, IFCrs> {
        PwrupfW::new(self, 4)
    }
    ///Bit 5 - Clear ICACHERR Interrupt Flag
    #[inline(always)]
    pub fn icacherr(&mut self) -> IcacherrW<'_, IFCrs> {
        IcacherrW::new(self, 5)
    }
}
///Interrupt Flag Clear Register
///
///You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ifc::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct IFCrs;
impl crate::RegisterSpec for IFCrs {
    type Ux = u32;
}
///`write(|w| ..)` method takes [`ifc::W`](W) writer structure
impl crate::Writable for IFCrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IFC to value 0
impl crate::Resettable for IFCrs {}