efm32pg1b-pac 0.4.3

Peripheral access API for Silicon Labs EFM32PG1B microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155

///Register `IFS` writer
pub type W = crate::W<IFSrs>;
///Field `VMONAVDDFALL` writer - Set VMONAVDDFALL Interrupt Flag
pub type VmonavddfallW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `VMONAVDDRISE` writer - Set VMONAVDDRISE Interrupt Flag
pub type VmonavddriseW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `VMONALTAVDDFALL` writer - Set VMONALTAVDDFALL Interrupt Flag
pub type VmonaltavddfallW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `VMONALTAVDDRISE` writer - Set VMONALTAVDDRISE Interrupt Flag
pub type VmonaltavddriseW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `VMONDVDDFALL` writer - Set VMONDVDDFALL Interrupt Flag
pub type VmondvddfallW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `VMONDVDDRISE` writer - Set VMONDVDDRISE Interrupt Flag
pub type VmondvddriseW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `VMONIO0FALL` writer - Set VMONIO0FALL Interrupt Flag
pub type Vmonio0fallW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `VMONIO0RISE` writer - Set VMONIO0RISE Interrupt Flag
pub type Vmonio0riseW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `VMONFVDDFALL` writer - Set VMONFVDDFALL Interrupt Flag
pub type VmonfvddfallW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `VMONFVDDRISE` writer - Set VMONFVDDRISE Interrupt Flag
pub type VmonfvddriseW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PFETOVERCURRENTLIMIT` writer - Set PFETOVERCURRENTLIMIT Interrupt Flag
pub type PfetovercurrentlimitW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `NFETOVERCURRENTLIMIT` writer - Set NFETOVERCURRENTLIMIT Interrupt Flag
pub type NfetovercurrentlimitW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DCDCLPRUNNING` writer - Set DCDCLPRUNNING Interrupt Flag
pub type DcdclprunningW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DCDCLNRUNNING` writer - Set DCDCLNRUNNING Interrupt Flag
pub type DcdclnrunningW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DCDCINBYPASS` writer - Set DCDCINBYPASS Interrupt Flag
pub type DcdcinbypassW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM23WAKEUP` writer - Set EM23WAKEUP Interrupt Flag
pub type Em23wakeupW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TEMP` writer - Set TEMP Interrupt Flag
pub type TempW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TEMPLOW` writer - Set TEMPLOW Interrupt Flag
pub type TemplowW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TEMPHIGH` writer - Set TEMPHIGH Interrupt Flag
pub type TemphighW<'a, REG> = crate::BitWriter<'a, REG>;
impl core::fmt::Debug for crate::generic::Reg<IFSrs> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    ///Bit 0 - Set VMONAVDDFALL Interrupt Flag
    #[inline(always)]
    pub fn vmonavddfall(&mut self) -> VmonavddfallW<'_, IFSrs> {
        VmonavddfallW::new(self, 0)
    }
    ///Bit 1 - Set VMONAVDDRISE Interrupt Flag
    #[inline(always)]
    pub fn vmonavddrise(&mut self) -> VmonavddriseW<'_, IFSrs> {
        VmonavddriseW::new(self, 1)
    }
    ///Bit 2 - Set VMONALTAVDDFALL Interrupt Flag
    #[inline(always)]
    pub fn vmonaltavddfall(&mut self) -> VmonaltavddfallW<'_, IFSrs> {
        VmonaltavddfallW::new(self, 2)
    }
    ///Bit 3 - Set VMONALTAVDDRISE Interrupt Flag
    #[inline(always)]
    pub fn vmonaltavddrise(&mut self) -> VmonaltavddriseW<'_, IFSrs> {
        VmonaltavddriseW::new(self, 3)
    }
    ///Bit 4 - Set VMONDVDDFALL Interrupt Flag
    #[inline(always)]
    pub fn vmondvddfall(&mut self) -> VmondvddfallW<'_, IFSrs> {
        VmondvddfallW::new(self, 4)
    }
    ///Bit 5 - Set VMONDVDDRISE Interrupt Flag
    #[inline(always)]
    pub fn vmondvddrise(&mut self) -> VmondvddriseW<'_, IFSrs> {
        VmondvddriseW::new(self, 5)
    }
    ///Bit 6 - Set VMONIO0FALL Interrupt Flag
    #[inline(always)]
    pub fn vmonio0fall(&mut self) -> Vmonio0fallW<'_, IFSrs> {
        Vmonio0fallW::new(self, 6)
    }
    ///Bit 7 - Set VMONIO0RISE Interrupt Flag
    #[inline(always)]
    pub fn vmonio0rise(&mut self) -> Vmonio0riseW<'_, IFSrs> {
        Vmonio0riseW::new(self, 7)
    }
    ///Bit 14 - Set VMONFVDDFALL Interrupt Flag
    #[inline(always)]
    pub fn vmonfvddfall(&mut self) -> VmonfvddfallW<'_, IFSrs> {
        VmonfvddfallW::new(self, 14)
    }
    ///Bit 15 - Set VMONFVDDRISE Interrupt Flag
    #[inline(always)]
    pub fn vmonfvddrise(&mut self) -> VmonfvddriseW<'_, IFSrs> {
        VmonfvddriseW::new(self, 15)
    }
    ///Bit 16 - Set PFETOVERCURRENTLIMIT Interrupt Flag
    #[inline(always)]
    pub fn pfetovercurrentlimit(&mut self) -> PfetovercurrentlimitW<'_, IFSrs> {
        PfetovercurrentlimitW::new(self, 16)
    }
    ///Bit 17 - Set NFETOVERCURRENTLIMIT Interrupt Flag
    #[inline(always)]
    pub fn nfetovercurrentlimit(&mut self) -> NfetovercurrentlimitW<'_, IFSrs> {
        NfetovercurrentlimitW::new(self, 17)
    }
    ///Bit 18 - Set DCDCLPRUNNING Interrupt Flag
    #[inline(always)]
    pub fn dcdclprunning(&mut self) -> DcdclprunningW<'_, IFSrs> {
        DcdclprunningW::new(self, 18)
    }
    ///Bit 19 - Set DCDCLNRUNNING Interrupt Flag
    #[inline(always)]
    pub fn dcdclnrunning(&mut self) -> DcdclnrunningW<'_, IFSrs> {
        DcdclnrunningW::new(self, 19)
    }
    ///Bit 20 - Set DCDCINBYPASS Interrupt Flag
    #[inline(always)]
    pub fn dcdcinbypass(&mut self) -> DcdcinbypassW<'_, IFSrs> {
        DcdcinbypassW::new(self, 20)
    }
    ///Bit 24 - Set EM23WAKEUP Interrupt Flag
    #[inline(always)]
    pub fn em23wakeup(&mut self) -> Em23wakeupW<'_, IFSrs> {
        Em23wakeupW::new(self, 24)
    }
    ///Bit 29 - Set TEMP Interrupt Flag
    #[inline(always)]
    pub fn temp(&mut self) -> TempW<'_, IFSrs> {
        TempW::new(self, 29)
    }
    ///Bit 30 - Set TEMPLOW Interrupt Flag
    #[inline(always)]
    pub fn templow(&mut self) -> TemplowW<'_, IFSrs> {
        TemplowW::new(self, 30)
    }
    ///Bit 31 - Set TEMPHIGH Interrupt Flag
    #[inline(always)]
    pub fn temphigh(&mut self) -> TemphighW<'_, IFSrs> {
        TemphighW::new(self, 31)
    }
}
///Interrupt Flag Set Register
///
///You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ifs::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct IFSrs;
impl crate::RegisterSpec for IFSrs {
    type Ux = u32;
}
///`write(|w| ..)` method takes [`ifs::W`](W) writer structure
impl crate::Writable for IFSrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IFS to value 0
impl crate::Resettable for IFSrs {}