efm32pg1b-pac 0.4.3

Peripheral access API for Silicon Labs EFM32PG1B microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61

///Register `DCDCCLIMCTRL` reader
pub type R = crate::R<DCDCCLIMCTRLrs>;
///Register `DCDCCLIMCTRL` writer
pub type W = crate::W<DCDCCLIMCTRLrs>;
///Field `CLIMBLANKDLY` reader - Reserved for internal use. Do not change.
pub type ClimblankdlyR = crate::FieldReader;
///Field `CLIMBLANKDLY` writer - Reserved for internal use. Do not change.
pub type ClimblankdlyW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `BYPLIMEN` reader - Bypass Current Limit Enable
pub type ByplimenR = crate::BitReader;
///Field `BYPLIMEN` writer - Bypass Current Limit Enable
pub type ByplimenW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bits 8:9 - Reserved for internal use. Do not change.
    #[inline(always)]
    pub fn climblankdly(&self) -> ClimblankdlyR {
        ClimblankdlyR::new(((self.bits >> 8) & 3) as u8)
    }
    ///Bit 13 - Bypass Current Limit Enable
    #[inline(always)]
    pub fn byplimen(&self) -> ByplimenR {
        ByplimenR::new(((self.bits >> 13) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DCDCCLIMCTRL")
            .field("climblankdly", &self.climblankdly())
            .field("byplimen", &self.byplimen())
            .finish()
    }
}
impl W {
    ///Bits 8:9 - Reserved for internal use. Do not change.
    #[inline(always)]
    pub fn climblankdly(&mut self) -> ClimblankdlyW<'_, DCDCCLIMCTRLrs> {
        ClimblankdlyW::new(self, 8)
    }
    ///Bit 13 - Bypass Current Limit Enable
    #[inline(always)]
    pub fn byplimen(&mut self) -> ByplimenW<'_, DCDCCLIMCTRLrs> {
        ByplimenW::new(self, 13)
    }
}
///DCDC Power Train PFET Current Limiter Control Register
///
///You can [`read`](crate::Reg::read) this register and get [`dcdcclimctrl::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dcdcclimctrl::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct DCDCCLIMCTRLrs;
impl crate::RegisterSpec for DCDCCLIMCTRLrs {
    type Ux = u32;
}
///`read()` method returns [`dcdcclimctrl::R`](R) reader structure
impl crate::Readable for DCDCCLIMCTRLrs {}
///`write(|w| ..)` method takes [`dcdcclimctrl::W`](W) writer structure
impl crate::Writable for DCDCCLIMCTRLrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets DCDCCLIMCTRL to value 0x2100
impl crate::Resettable for DCDCCLIMCTRLrs {
    const RESET_VALUE: u32 = 0x2100;
}